CDB4360 datasheet(17/37 Pages) CIRRUS

17 / 37 page

CS4360

DS517F2

SWITCHING SPECIFICATIONS - CONTROL PORT INTERFACE

Inputs: Logic 0 = GND, Logic 1 = VLC

Notes: 7. Data must be held for sufficient time to bridge the transition time, tfc, of SCL.

8. The acknowledge delay is based on MCLK and can limit the maximum transaction speed.

for Single-Speed Mode,

for Double-Speed Mode,

for Quad-Speed Mode.

Parameter

Symbol

Min

Max

Unit

I²C Mode

SCL Clock Frequency

fscl

100

kHz

RST Rising Edge to Start

tirs

500

Bus Free Time Between Transmissions

tbuf

4.7

µs

Start Condition Hold Time (prior to first clock pulse)

thdst

4.0

µs

Clock Low time

tlow

4.7

µs

Clock High Time

thigh

4.0

µs

Setup Time for Repeated Start Condition

tsust

4.7

µs

SDA Hold Time from SCL Falling

(Note 7)

thdd

µs

SDA Setup time to SCL Rising

tsud

250

Rise Time of SCL and SDA

trc, trc

-1

µs

Fall Time SCL and SDA

tfc, tfc

300

Setup Time for Stop Condition

tsusp

4.7

µs

Acknowledge Delay from SCL Falling

(Note 8)

tack

(Note 9)

256

---------------------

128

---------------------

64Fs

------------------

buf

hds t

lo w

hd d

high

su d

Sto p

S t a r t

SD A

SC L

irs

RS T

hdst

t sust

t susp

St a r t

Sto p

R e pe at e d

ac k

Figure 13. Control Port Timing - I²C Mode

CDB4360 bảng dữ liệu(PDF) 17 Page - Cirrus Logic

CDB4360 bảng dữ liệu(HTML) 17 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

bảng dữ liệu tải về

Link URL