PIC18F44J10-ESLASHSP datasheet(74/358 Pages) MICROCHIP

74 / 358 page

PIC18F45J10 FAMILY

DS39682C-page 72

Preliminary

6.4

Erasing Flash Program Memory

The minimum erase block is 1024 bytes. Only through

the use of an external programmer, or through ICSP

control, can larger blocks of program memory be bulk

erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the micro-

controller itself, a block of 1024 bytes of program

memory is erased. The Most Significant 7 bits of the

TBLPTR<21:10> point to the block being erased.

TBLPTR<9:0> are ignored.

The EECON1 register commands the erase operation.

The WREN bit must be set to enable write operations.

The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2

must be used.

A long write is necessary for erasing the internal Flash.

Instruction execution is halted while in a long write

cycle. The long write will be terminated by the internal

programming timer.

6.4.1

FLASH PROGRAM MEMORY

ERASE SEQUENCE

The sequence of events for erasing a block of internal

program memory location is:

Load Table Pointer register with address of row

being erased.

Set the EECON1 register for the erase operation:

• set WREN bit to enable writes;

• set FREE bit to enable the erase.

Disable interrupts.

Write 55h to EECON2.

Write 0AAh to EECON2.

Set the WR bit. This will begin the row erase

cycle.

The CPU will stall for duration of the erase

(about 2 ms using internal timer).

Re-enable interrupts.

EXAMPLE 6-2:

ERASING A FLASH PROGRAM MEMORY ROW

MOVLW

CODE_ADDR_UPPER

; load TBLPTR with the base

MOVWF

TBLPTRU

; address of the memory block

MOVLW

CODE_ADDR_HIGH

MOVWF

TBLPTRH

MOVLW

CODE_ADDR_LOW

MOVWF

TBLPTRL

ERASE_ROW

BSF

EECON1, WREN

; enable write to memory

BSF

EECON1, FREE

; enable Row Erase operation

BCF

INTCON, GIE

; disable interrupts

Required

MOVLW

55h

Sequence

MOVWF

EECON2

; write 55h

MOVLW

0AAh

MOVWF

EECON2

; write 0AAh

BSF

EECON1, WR

; start erase (CPU stall)

BSF

INTCON, GIE

; re-enable interrupts

PIC18F44J10-E/SP bảng dữ liệu(PDF) 74 Page - Microchip Technology

PIC18F44J10-E/SP bảng dữ liệu(HTML) 74 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL