PIC18F44J10-ESLASHSP datasheet(27/358 Pages) MICROCHIP

27 / 358 page

Preliminary

DS39682C-page 25

PIC18F45J10 FAMILY

2.4

PLL Frequency Multiplier

A Phase Locked Loop (PLL) circuit is provided as an

option for users who want to use a lower frequency

oscillator circuit, or to clock the device up to its highest

rated frequency from a crystal oscillator. This may be

useful for customers who are concerned with EMI due

to high-frequency crystals, or users who require higher

clock speeds from an internal oscillator. For these

reasons, the HSPLL and ECPLL modes are available.

The HSPLL and ECPLL modes provide the ability to

selectively run the device at 4 times the external oscil-

lating source to produce frequencies up to 40 MHz.

The PLL is enabled by setting the PLLEN bit in the

OSCTUNE register (Register 2-1).

FIGURE 2-4:

PLL BLOCK DIAGRAM

OSCTUNE: PLL CONTROL REGISTER

VCO

Loop

Filter

OSC2

OSC1

PLL Enable (OSCTUNE)

FIN

FOUT

SYSCLK

Phase

Comparator

HSPLL or ECPLL (CONFIG2L)

÷4

HS or EC

Mode

U-0

R/W-0(1)

U-0

—PLLEN(1)

—

bit 7

bit 0

bit 7

Unimplemented: Read as ‘0’

bit 6

PLLEN: Frequency Multiplier PLL Enable bit(1)

= PLL enabled

= PLL disabled

Note 1: Available only for ECPLL and HSPLL oscillator configurations; otherwise, this bit is

unavailable and read as ‘0’.

bit 5-0

Unimplemented: Read as ‘0’

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

PIC18F44J10-E/SP bảng dữ liệu(PDF) 27 Page - Microchip Technology

PIC18F44J10-E/SP bảng dữ liệu(HTML) 27 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL