công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD9914/PCBZ bảng dữ liệu(PDF) 36 Page - Analog Devices

tên linh kiện AD9914/PCBZ
Giải thích chi tiết về linh kiện  3.5 GSPS Direct Digital Synthesizer with 12-Bit DAC
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD9914/PCBZ bảng dữ liệu(HTML) 36 Page - Analog Devices

Back Button AD9914/PCBZ Datasheet HTML 32Page - Analog Devices AD9914/PCBZ Datasheet HTML 33Page - Analog Devices AD9914/PCBZ Datasheet HTML 34Page - Analog Devices AD9914/PCBZ Datasheet HTML 35Page - Analog Devices AD9914/PCBZ Datasheet HTML 36Page - Analog Devices AD9914/PCBZ Datasheet HTML 37Page - Analog Devices AD9914/PCBZ Datasheet HTML 38Page - Analog Devices AD9914/PCBZ Datasheet HTML 39Page - Analog Devices AD9914/PCBZ Datasheet HTML 40Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 48 page
background image
Data Sheet
AD9914
PARALLEL PROGRAMMING (8-/16-BIT)
analog.com
Rev. G | 36 of 48
The state of the external function pins (F0 to F3) determine the type
of interface used by the AD9914. Pin 28 to Pin 31 are dedicated
function pins. To enable the parallel mode interface set Pin 28 to
Pin 31 to logic low.
Parallel programming consists of eight address lines and either
eight or 16 bidirectional data lines for read/write operations. The
logic state on Pin 22 determines the width of the data bus used.
A logic low on Pin 22 sets the data width to eight bits, and logic
high sets the data width to 16 bits. In addition, parallel mode has
dedicated write/read control inputs. If 16-bit mode is used, the
upper byte, Bits[15:8], goes to the addressed register and the lower
byte, Bits[7:0], goes to the adjacent lower address.
Parallel input/output operation allows write access to each byte of
any register in a single input/output operation. Readback capability
for each register is included to ease designing with the AD9914.
Table 13. Parallel Port Read Timing (See Figure 47)
Parameter
Value
Unit
Test Conditions/Comments
tADV
92
ns max
Address to data valid time
Table 13. Parallel Port Read Timing (See Figure 47)
Parameter
Value
Unit
Test Conditions/Comments
tAHD
0
ns min
Address hold time to RD signal
inactive
tRDLOV
69
ns max
RD low to output valid
tRDHOZ
50
ns max
RD high to data three-state
tRDLOW
69
ns max
RD signal minimum low time
tRDHIGH
50
ns max
RD signal minimum high time
Table 14. Parallel Port Write Timing (See Figure 48)
Parameter
Value
Unit
Test Conditions/Comments
tASU
1
ns
Address setup time to WR signal active
tDSU
3.8
ns
Data setup time to WR signal active
tAHD
0
ns
Address hold time to WR signal inactive
tDHD
0
ns
Data hold time to WR signal inactive
tWRLOW
2.1
ns
WR signal minimum low time
tWRHIGH
3.8
ns
WR signal minimum high time
tWR
10.5
ns
Minimum write time
Figure 47. Parallel Port Read Timing Diagram
Figure 48. Parallel Port Write Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com