MPC8555CPXAPF datasheet(47/88 Pages) FREESCALE

47 / 88 page

MPC8555E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

CPM

Figure 29. PIO Signal Diagram

10.3

CPM I2C AC Specification

Table 35. I2C Timing

Characteristic

Expression

All Frequencies

Unit

Min

Max

SCL clock frequency (slave)

fSCL

0FMAX

(1)

Notes:

FMAX = BRGCLK/(min_divider*prescale. Where prescaler=25-I2MODE[PDIV]; and min_divider=12 if digital filter disabled

and 18 if enabled.

Example #1: if I2MODE[PDIV]=11 (prescaler=4) and I2MODE[FLT]=0 (digital filter disabled) then FMAX=BRGCLK/48

Example #2: if I2MODE[PDIV]=00 (prescaler=32) and I2MODE[FLT]=1 (digital filter enabled) then FMAX=BRGCLK/576

SCL clock frequency (master)

fSCL

BRGCLK/16512

BRGCLK/48

Bus free time between transmissions

tSDHDL

1/(2.2 * fSCL)-

Low period of SCL

tSCLCH

1/(2.2 * fSCL)-

High period of SCL

tSCHCL

1/(2.2 * fSCL)-

Start condition setup time2

tSCHDL

2/(divider * fSCL)

- (2)

2. divider = fSCL/prescaler.

In master mode: divider=BRGCLK/(fSCL*prescaler)=2*(I2BRG[DIV]+3)

In slave mode: divider=BRGCLK/(fSCL*prescaler)

Start condition hold time2

tSDLCL

3/(divider * fSCL)-

Data hold time 2

tSCLDX

2/(divider * fSCL)-

Data setup time2

tSDVCH

3/(divider * fSCL)-

SDA/SCL rise time

tSRISE

1/(10 * fSCL)s

SDA/SCL fall time

tSFALL

1/(33 * fSCL)s

Stop condition setup time

tSCHDH

2/(divider * fSCL)

Sys clk

PIO inputs

PIO outputs

tPIIVKH

tPIIXKH

tPIKHOX

MPC8555CPXAPF bảng dữ liệu(PDF) 47 Page - Freescale Semiconductor, Inc

MPC8555CPXAPF bảng dữ liệu(HTML) 47 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

bảng dữ liệu tải về

Link URL