công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

S32K310 bảng dữ liệu(PDF) 92 Page - NXP Semiconductors

tên linh kiện S32K310
Giải thích chi tiết về linh kiện  Automotive General Purpose MCUs
PDF  143 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

S32K310 bảng dữ liệu(HTML) 92 Page - NXP Semiconductors

Back Button S32K310 Datasheet HTML 88Page - NXP Semiconductors S32K310 Datasheet HTML 89Page - NXP Semiconductors S32K310 Datasheet HTML 90Page - NXP Semiconductors S32K310 Datasheet HTML 91Page - NXP Semiconductors S32K310 Datasheet HTML 92Page - NXP Semiconductors S32K310 Datasheet HTML 93Page - NXP Semiconductors S32K310 Datasheet HTML 94Page - NXP Semiconductors S32K310 Datasheet HTML 95Page - NXP Semiconductors S32K310 Datasheet HTML 96Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 143 page
background image
Table 44. LPSPI (continued)
Symbol
Description
Min
Typ
Max
Unit
Condition
Spec
Number
tRI/FI
Rise/Fall time
input 11
—
—
1
ns
Master
-
tRI/FI
Rise/Fall time
input 4,11
—
—
1
ns
Master Loopback
-
1. tperiph = 1/fperiph
2. For LPSPI0 instance, max. peripheral frequency is equal to AIPS_PLAT_CLK.
3. fperiph = LPSPI peripheral clock
4. Master Loopback mode: In this mode LPSPI_SCK clock is delayed for sampling the input data which is enabled by setting
LPSPI_CFGR1[SAMPLE] bit as 1.
5. These specifications apply to the SPI operation, as master or slave, at up to 10 Mbps for the combinations not indicated
in the table below. Unless otherwise noted, all other ‘master’ and ‘slave’ specifications are also applicable in the 10Mbps
configurations. See table "LPSPI 20 MHz and 15 MHz Combinations.
6. LPSPI0 support up to 20MHz on fast pin.
7. Minimum configuration value for CR[PCSSCK] field is 3(0x00000011).
8. Minimum configuration value for CCR[SCKPCS] field is 3(0x00000011).
9. While selecting odd dividers, ensure Duty Cycle is meeting this parameter.
10. Output rise/fall time is determined by the output load and GPIO pad drive strength setting. See the GPIO specifications for
detail.
11. The input rise/fall time specification applies to both clock and data, and is required to guarantee related timing parameters.
SLAVE MSB OUT
SLAVE LSB OUT
BIT 6 ... 1
BIT 6 ... 1
SS
(INPUT)
SPSCK
(CPOL = 0)
(INPUT)
SPSCK
(CPOL = 1)
(INPUT)
MOSI
(INPUT)
MISO
(OUTPUT)
LSB IN
MSB IN
3
5
5
7
6
11
10
8
4
2
9
Figure 42. LPSPI Slave Mode Timing (CPHA=1)
NXP Semiconductors
Communication interfaces
S32K3xx Data Sheet, Rev. 9.1, 03/2024
Data Sheet: Technical Data
Preliminary Information for S32K388
92 / 143



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com