| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
PCF8812U/2 bảng dữ liệu(PDF) 14 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF8812U/2 bảng dữ liệu(HTML) 14 Page - NXP Semiconductors |
|
14 / 36 page ![]() 2000 Nov 22 14 Philips Semiconductors Product specification 65 × 102 pixels matrix LCD driver PCF8812 Table 2 Explanations for symbols in Table 1 BIT 0 1 RESET STATE PD chip is active chip is in Power-down mode 1 V horizontal addressing vertical addressing 0 H use basic instruction set use extended instruction set 0 PRS VLCD programming range; LOW VLCD programming range; HIGH 0 D, E 00 display blank D = 0 10 normal mode 01 all display segments on E = 0 11 inverse video mode TC1 to TC0 00 VLCD temperature coefficient 0 TC1 to TC0 = 00 01 VLCD temperature coefficient 1 10 VLCD temperature coefficient 2 11 VLCD temperature coefficient 3 S1 to S0 00 2 × voltage multiplier S1 to S0 = 00 01 3 × voltage multiplier 10 4 × voltage multiplier 11 5 × voltage multiplier VOP 6to VOP0 VLCD programming VOP 6toVOP0 = 0000000 BS2 to BS0 bias system BS2 to BS0 = 000 10.1 Initialization Immediately following power-on, all internal registers as well as the RAM content are undefined; a reset pulse must be applied. Reset is accomplished by applying an external reset pulse (active LOW) at the pad RES. When reset occurs within the specified time, all internal registers are reset, however the RAM is still undefined. The state after reset is described in Section 10.2. The RES input must be ≤0.3VDD when VDD reaches VDD(min) (or higher) within a maximal time tVHRL after VDD going HIGH (see Fig.16). 10.2 Reset function After reset the LCD driver has the following state: • Power-down mode (PD = 1) • Horizontal addressing (V = 0) • Normal instruction set (H = 0) • Display blank (E=D=0) • Address counter X6 to X0 = 0; Y3 to Y0 = 0 • Temperature control mode (TC1 to TC0 = 0) • Bias system (BS2 to BS0 = 0) • VLCD is equal to 0; the HV-generator is switched off (VOP6toVOP0 = 0 and PRS = 0) • After power-on; RAM data is undefined; the reset signal doesn’t change the content of the RAM • All LCD outputs at VSS (display off). |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |