CS8405A-CS datasheet(18/37 Pages) CIRRUS

18 / 37 page

CS8405A

DS469F2

CONTROL PORT REGISTER BIT DEFINITIONS

8.1

Control 1 (01h)

VSET - Transmitted Validity bit level

Default = ‘0’

0 - Indicates data is valid, linear PCM audio data

1 - Indicates data is invalid or not linear PCM audio data

MUTEAES - Mute control for the AES transmitter output

Default = ‘0’

0 - Not Muted

1 - Muted

INT1:0 - Interrupt output pin (INT) control

Default = ‘00’

00 - Active high; high output indicates interrupt condition has occurred

01 - Active low, low output indicates an interrupt condition has occurred

10 - Open drain, active low. Requires an external pull-up resistor on the INT pin.

11 - Reserved

TCBLD - Transmit Channel Status Block pin (TCBL) direction specifier

Default = ‘0’

0 - TCBL is an input

1 - TCBL is an output

8.2

Control 2 (02h)

MMT - Select AES3 transmitter mono or stereo operation

Default = ‘0’

0 - Normal stereo operation

1 - Output either left or right channel inputs into consecutive subframe outputs (mono

mode, left or right is determined by MMTLR bit)

MMTCS - Select A or B channel status data to transmit in mono mode

Default = ‘0’

0 - Use channel A CS data for the A subframe and use channel B CS data for the B subframe

1 - Use the same CS data for both the A and B subframe outputs. If MMTLR = 0, use the

left channel CS data. If MMTLR = 1, use the right channel CS data.

43210

VSET

MUTEAES

INT1

INT0

TCBLD

43210

MMT

MMTCS

MMTLR

CS8405A-CS bảng dữ liệu(PDF) 18 Page - Cirrus Logic

CS8405A-CS bảng dữ liệu(HTML) 18 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

bảng dữ liệu tải về

Link URL