TMS320F datasheet(49/389 Pages) TI

49 / 389 page

Multiplication Section

4-5

Central Processing Unit

4.2

Multiplication Section

The ’C24x uses a 16-bit

× 16-bit hardware multiplier that can produce a signed

or unsigned 32-bit product in a single machine cycle. As shown in Figure 4–5,

the multiplication section consists of:

- The 16-bit temporary register (TREG), which holds one of the multipli-

cands

- The multiplier, which multiplies the TREG value by a second value from

data memory or program memory

- The 32-bit product register (PREG), which receives the result of the multi-

plication

- The product shifter, which scales the PREG value before passing it to the

CALU

Figure 4–5. Block Diagram of the Multiplication Section

MUX

PREG

Multiplier

×16

TREG

Product shifter (32 bits)

Multiplication

section

From data memory

From data

memory

From program memory

To CALU

From data memory

To data memory

To high word

of PREG

4.2.1

Multiplier

The 16-bit

× 16-bit hardware multiplier can produce a signed or unsigned

32-bit product in a single machine cycle. The two numbers being multiplied are

treated as 2s-complement numbers, except during unsigned multiplication

(MPYU instruction). Descriptions of the inputs to, and output of, the multiplier

follow.

TMS320F bảng dữ liệu(PDF) 49 Page - Texas Instruments

TMS320F bảng dữ liệu(HTML) 49 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL