TMS320C32PCMA50 datasheet(4/45 Pages) TI

4 / 45 page

TMS320C32

DIGITAL SIGNAL PROCESSOR

SPRS027C – JANUARY 1995 – REVISED DECEMBER 1996

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

pin functions

This section provides signal descriptions for the TMS320C32 device. The following table lists each signal, the

number of pins, operating modes, and a brief signal description. The following table groups the signals

according to their function.

TMS320C32 Pin Functions

TYPE†

DESCRIPTION

CONDITIONS

WHEN

NAME

NO.

TYPE†

DESCRIPTION

SIGNAL IS

IN HIGH Z‡

EXTERNAL-BUS INTERFACE (70 PINS)

A23 – A0

O/Z

24-bit address port of the external-bus interface

D31 – D0

I/O/Z

32-bit data port of the external-bus interface

R/W

O/Z

Read / write for external-memory interface. R / W is high when a read is performed

and low when a write is performed over the parallel interface.

IOSTRB

O/Z

External-peripheral I / O strobe for the external-memory interface

STRB0_B3 /A –1

O/Z

External-memory access strobe 0, byte enable 3 for 32-bit external-memory

interface, and address pin for 8-bit and 16-bit external-memory interface

STRB0_B2 /A –2

O/Z

External-memory access strobe 0, byte enable 2 for 32-bit external-memory

interface, and address pin for 8-bit external-memory interface

STRB0_B1

O/Z

External-memory access strobe 0, byte enable 1 for the external-memory

interface

STRB0_B0

O/Z

External-memory access strobe 0, byte enable 0 for the external-memory

interface

STRB1_B3 /A –1

O/Z

External-memory access strobe 1, byte enable 3 for 32-bit external-memory

interface, and address pin for 8-bit and 16-bit external-memory interface

STRB1_B2 /A –2

O/Z

External-memory access strobe 1, byte enable 2 for 32-bit external-memory

interface, and address pin for 8-bit external-memory interface

STRB1_B1

O/Z

External-memory access strobe 1, byte enable 1 for the external-memory

interface

STRB1_B0

O/Z

External-memory access strobe 1, byte enable 0 for the external-memory

interface

RDY

Ready. RDY indicates that the external device is prepared for an external-

memory interface transaction to complete.

HOLD

Hold signal for external-memory interface. When HOLD is a logic low, any

ongoing transaction is completed. A23 – A0, D31 – D0, IOSTRB, STRB0_Bx,

STRB1_Bx, and R / W are placed in the high-impedance state, and all

transactions over the external-memory interface are held until HOLD becomes a

logic high or the NOHOLD bit of the STRB0 bus-control register is set.

HOLDA

O/Z

Hold acknowledge for external-memory interface. HOLDA is generated in

response to a logic low on HOLD. HOLDA indicates that A23 – A0, D31 – D0,

IOSTRB, STRB0_Bx, STRB1_Bx, and R / W are in the high-impedance state and

that all transactions over the memory are held. HOLDA is high in response to a

logic high of HOLD or when the NOHOLD bit of the external bus-control register

is set.

PRGW

Program memory width select. When PRGW is a logic low, program is fetched as

a single 32-bit word. When PRGW is a logic high, two 16-bit program fetches are

performed to fetch a single 32-bit instruction word. The status of PRGW at device

reset affects the reset value of the STRB0 and STRB1 bus-control register.

A23 – A0

O/Z

24-bit address port of the external-bus interface

† I = input, O = output, Z = high-impedance state

‡ S = SHZ active, H = HOLD active, R = RESET active

TMS320C32PCMA50 bảng dữ liệu(PDF) 4 Page - Texas Instruments

TMS320C32PCMA50 bảng dữ liệu(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

bảng dữ liệu tải về

Link URL