TAS5036APFCRG4 datasheet(30/62 Pages) TI

30 / 62 page

Architecture Overview

SLES061B—November 2002—Revised January 2004

TAS5036A

R/W ACK A7

ACK

Stop

Condition

Acknowledge

I2C Device Address and

Read/Write Bit

Data Byte

Start

Condition

Figure 2−14. Single-Byte Write Transfer

2.5.2 Multiple-Byte Write

A multiple-byte data write transfer is identical to a single-byte data write transfer except that multiple data bytes

are transmitted by the master device to TAS5036A as shown in Figure 2−15. After receiving each data byte,

the TAS5036A responds with an acknowledge bit.

D0 ACK

Stop

Condition

Acknowledge

I2C Device Address and

Read/Write Bit

Last Data Byte

R/W ACK A7

ACK D7

D0 ACK

Start

Condition

Acknowledge

First Data Byte

Other

Data Bytes

Figure 2−15. Multiple-Byte Write Transfer

2.5.3 Single-Byte Read

As shown in Figure 2−16, a single-byte data read transfer begins with the master device transmitting a start

condition followed by the I2C device address and the read/write bit. For the data read transfer, a write followed

by a read are actually done. Initially, a write is done to transfer the address byte or bytes of the internal memory

address to be read. As a result, the read/write bit is 0. After receiving the TAS5036A address and the read/write

bit, the TAS5036A responds with an acknowledge bit. Also, after sending the internal memory address byte

or bytes, the master device transmits another start condition followed by the TAS5036A address and the

read/write bit again. This time the read/write bit is a 1 indicating a read transfer. After receiving the TAS5036A

and the read/write bit, the TAS5036A again responds with an acknowledge bit. Next, the TAS5036A transmits

the data byte from the memory address being read. After receiving the data byte, the master device transmits

a not acknowledge followed by a stop condition to complete the single-byte data read transfer.

R/W ACK A7

A0 ACK

ACK

Start

Condition

Stop

Condition

Acknowledge

I2C Device Address and

Read/Write Bit

Data Byte

D0 ACK

I2C Device Address and

Read/Write Bit

Repeat Start Condition

Not

Acknowledge

R/W

Figure 2−16. Single-Byte Read

2.5.4 Multiple-Byte Read

A multiple-byte data read transfer is identical to a single-byte data read transfer except that multiple data bytes

are transmitted by the TAS5036A to the master device as shown in Figure 2−17. Except for the last data byte,

the master device responds with an acknowledge bit after receiving each data byte.

ACK

Acknowledge

I2C Device Address and

Read/Write Bit

R/W

R/W ACK

ACK

Start

Condition

Stop

Condition

Acknowledge

Last Data Byte

ACK

First Data Byte

Repeat Start Condition

Not

Acknowledge

I2C Device Address and

Read/Write Bit

Other

Data Bytes

Figure 2−17. Multiple-Byte Read

TAS5036APFCRG4 bảng dữ liệu(PDF) 30 Page - Texas Instruments

TAS5036APFCRG4 bảng dữ liệu(HTML) 30 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

bảng dữ liệu tải về

Link URL