MPC5200 datasheet(46/80 Pages) FREESCALE

46 / 80 page

MPC5200 Data Sheet, Rev. 4

Electrical and Thermal Characteristics

Freescale Semiconductor

Figure 31. Ethernet Timing Diagram—MII Serial Management

3.3.10 USB

Table 34. MII Serial Management Channel Signal Timing

Sym

Description

Min

Max

Unit

SpecID

MDC falling edge to MDIO output delay

A9.9

M10

MDIO (input) to MDC rising edge setup

—

A9.10

M11

MDIO (input) to MDC rising edge hold

—

A9.11

M12

MDC pulse width high1

NOTES:

MDC is generated by MPC5200 with a duty cycle of 50% except when MII_SPEED in the FEC MII_SPEED control

160

—

A9.12

M13

MDC pulse width low(1)

160

—

A9.13

M14

MDC period2

The MDC period must be set to a value of less then or equal to 2.5 MHz (to be compliant with the IEEE MII

characteristic) by programming the FEC MII_SPEED control register. See the MPC5200 User Manual [1].

400

—

A9.14

Table 35. Timing Specifications—USB Output Line

Sym

Description

Min

Max

Units

SpecID

USB Bit width1

NOTES:

Defined in the USB config register, (12 Mbit/s or 1.5 Mbit/s mode).

83.3

667

A10.1

Transceiver enable time

83.3

667

A10.2

Signal falling time

—

7.9

A10.3

Signal rising time

—

7.9

A10.4

M13

M12

M11

MDC (Output)

MDIO (Input)

MDIO (Output)

M10

M14

MPC5200 bảng dữ liệu(PDF) 46 Page - Freescale Semiconductor, Inc

MPC5200 bảng dữ liệu(HTML) 46 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

bảng dữ liệu tải về

Link URL