MPC5200 datasheet(36/80 Pages) FREESCALE

36 / 80 page

MPC5200 Data Sheet, Rev. 4

Electrical and Thermal Characteristics

Freescale Semiconductor

Figure 16. Multiword DMA Timing

Table 29. Ultra DMA Timing Specification

Name

MODE 0

(ns)

MODE 1

(ns)

MODE 2

(ns)

Comment

SpecID

Min

Max

Min

Max

Min

Max

(t)2CYC

240

—

160

—

120

—

Typical sustained average two cycle time.

For information only, do not test.

A8.26

(t)CYC

114

—

Cycle time allowing for asymmetry and clock

variations from STROBE edge to STROBE edge

A8.27

(t)2CYC

235

—

156

—

117

—

Two-cycle time allowing for clock variations, from

rising edge to next rising edge or from falling edge to

next falling edge of STROBE.

A8.28

(t)DS

—

Data setup time at recipient.

A8.29

(t)DH

5—5—5—

Data hold time at recipient.

A8.30

(t)DVS

—

Data valid setup time at sender, to STROBE edge.

A8.31

(t)DVH

—

Data valid hold time at sender, from STROBE edge.

A8.32

(t)FS

230

200

170

First STROBE time for drive to first negate DSTROBE

from STOP during a data-in burst.

A8.33

DMARQ

RDATA

WDATA

(Drive)

(Host)

(Drive)

(Host)

NOTE: The directionof signalassertionis towardsthe

top of the page, and the direction of negation is

towards the bottom of the page, irrespective of the

electrical properties of the signal.

DMACK

DIOR

DIOW

MPC5200 bảng dữ liệu(PDF) 36 Page - Freescale Semiconductor, Inc

MPC5200 bảng dữ liệu(HTML) 36 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

bảng dữ liệu tải về

Link URL