công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

UPD17062 bảng dữ liệu(PDF) 176 Page - Renesas Technology Corp

tên linh kiện UPD17062
Giải thích chi tiết về linh kiện  MOS INTEGRATED CIRCUIT
PDF  298 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD17062 bảng dữ liệu(HTML) 176 Page - Renesas Technology Corp

Back Button UPD17062 Datasheet HTML 172Page - Renesas Technology Corp UPD17062 Datasheet HTML 173Page - Renesas Technology Corp UPD17062 Datasheet HTML 174Page - Renesas Technology Corp UPD17062 Datasheet HTML 175Page - Renesas Technology Corp UPD17062 Datasheet HTML 176Page - Renesas Technology Corp UPD17062 Datasheet HTML 177Page - Renesas Technology Corp UPD17062 Datasheet HTML 178Page - Renesas Technology Corp UPD17062 Datasheet HTML 179Page - Renesas Technology Corp UPD17062 Datasheet HTML 180Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 176 / 298 page
background image
174
µPD17062
14.3.2
CE Reset When Clock-Stop (STOP Instruction) Used
Fig. 14-3 shows the reset operation.
When clock-stop is used, the IRES, RES and RESET signals are output at the time the STOP instruction is
executed.
At this time, the RES signal initializes the timer mode selection register of the control registers to 0000B
and sets the timer carry FF set signal to 100 ms.
Since the IRES signal is output continuously while the CE pin is low level, release by timer carry FF is forcibly
halted.
Since the clock itself stops, the device stops operating.
When the CE pin rises to high level, the clock-stop state is released and oscillation begins.
The IRES signal halts release by timer carry FF. When the timer carry FF set pulse rises after the CE pin
rises, the halt state is released and the program starts from address 0.
Since the timer carry FF set pulse is initialized to 100 ms, CE reset is applied 50 ms after the CE pin rises
to high level.
Fig. 14-3
CE Reset Operation When Clock-Stop Used
5 V
0 V
Normal operation
Clock-stop state
XOUT
VDD
CE
Timer carry FF
set pulse
IRES
RES
RESET
CE reset
Program starts from address 0.
Clock stop release
Oscillation start
STOP
0000B
Halt state
50 ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com