UPD17062 datasheet(82/298 Pages) RENESAS

82 / 298 page

µPD17062

9.11

TIMER CARRY (17H)

9.12

SERIAL INTERFACE WAIT CONTROL (18H)

9.13

IEGNC (1FH)

The IEGNC flag is used for selecting the interrupt detection edge of the INTNC pin and VSYNC pin.

When the flag is set to 0, an interrupt occurs at a rising edge. When the flag is set to 1, an interrupt occurs

at a falling edge.

17H

Exclusive flag for reading timer carry

BTM0CY

This flag is set according to the selected time base,

and reset when the timer carry is read.

18H

Setting of wait timing

SBACK

SIO0NWT

SIO0WRQ1 SIO0WRQ0

2-wire bus mode

Serial I/O mode

Does not wait

Waits when the clock falls with the contents

of the clock counter being 8

Waits when the clock falls with the contents

of the clock counter being 9

Waits when the clock falls with the contents

of the clock counter being 8 after detection

of the start condition

Waits when the contents of the

clock counter become 9

Waits when the contents of the

clock counter become 9

Not to be set

Wait setting

Acknowledgement at 2-wire bus mode

Forced wait

Wait released

IEGVSYN

IEGNC

1FH

Interrupt occurs at the rising edge of the VSYNC pin

Interrupt occurs at the falling edge of the VSYNC pin

Interrupt occurs at the rising edge of the INTNC pin

Interrupt occurs at the falling edge of the INTNC pin

UPD17062 bảng dữ liệu(PDF) 82 Page - Renesas Technology Corp

UPD17062 bảng dữ liệu(HTML) 82 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL