công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

68HC705JB2 bảng dữ liệu(PDF) 82 Page - NXP Semiconductors

tên linh kiện 68HC705JB2
Giải thích chi tiết về linh kiện  Industry standard M68HC05 CPU core
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

68HC705JB2 bảng dữ liệu(HTML) 82 Page - NXP Semiconductors

Back Button 68HC705JB2 Datasheet HTML 78Page - NXP Semiconductors 68HC705JB2 Datasheet HTML 79Page - NXP Semiconductors 68HC705JB2 Datasheet HTML 80Page - NXP Semiconductors 68HC705JB2 Datasheet HTML 81Page - NXP Semiconductors 68HC705JB2 Datasheet HTML 82Page - NXP Semiconductors 68HC705JB2 Datasheet HTML 83Page - NXP Semiconductors 68HC705JB2 Datasheet HTML 84Page - NXP Semiconductors 68HC705JB2 Datasheet HTML 85Page - NXP Semiconductors 68HC705JB2 Datasheet HTML 86Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 128 page
background image
GENERAL RELEASE SPECIFICATION
August 28, 1998
UNIVERSAL SERIAL BUS MODULE
MC68HC705JB2
10-14
REV 1.1
10.4.3.2 Data Source Jitter
The source of data can have some variation (jitter) in the timing of edges of the
data transmitted. The time between any set of data transitions is N * TPERIOD ±
jitter time, where ‘N’ is the number of bits between the transitions and TPERIOD is
defined as the actual period of the data rate. The data jitter is measured with the
same capacitive load used for maximum rise and fall times and is measured at the
crossover points of the data lines as shown in Figure 10-14.
Figure 10-14. Data Jitter
For low speed transmissions, the jitter time for any consecutive differential data
transitions must be within
±25 ns and within ±10 ns for any set of paired
differential data transitions. These jitter numbers include timing variations due to
differential buffer delay, rise/fall time mismatches, internal clock source jitter, and
to noise and other random effects.
10.4.3.3 Data Signal Rise and Fall Time
The output rise time and fall time are measured between 10% and 90% of the
signal. Edge transition time for the rising and falling edges of low speed signals is
75 ns (minimum) into a capacitive load (CL) of 50 pF and 300 ns (maximum) into a
capacitive load of 350 pF. The rising and falling edges should be smooth
transitional (monotonic) when driving the cable to avoid excessive EMI.
Figure 10-15. Data Signal Rise and Fall Time
CONSECUTIVE
TRANSITIONS
tPeriod
DIFFERENTIAL
DATA LINES
CROSSOVER
POINTS
PAIRED
TRANSITIONS
tR
DIFFERENTIAL
DATA LINES
tF
RISE TIME
FALL TIME
10%
90%
90%
10%
LOW SPEED: 75ns at CL = 50pF, 300ns at CL = 350pF
CL
CL
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com