FXPS7115D4S datasheet(26/74 Pages) NXP

26 / 74 page

NXP Semiconductors

FXPS7115D4S

Digital absolute pressure sensor, 40 kPa to 115 kPa

a representation of the device status at the rising edge of SS_B for the previous SPI

command.

ST[1:0]

Status

Description

SF[1:0]

Priority

Device in Initialization

Device in initialization (ENDINIT not

set)

Normal Mode

Normal mode(ENDINIT set)

Self-test

Self-test(ST_CTRL[3:0] not equal to

'0000')

Internal Error Present

Detailed Status Field

Detailed

Status Field

Table 33. Basic status field for responses to register commands

7.5.5.2 Detailed status field

The response to sensor data requests includes a detailed status field (SF[1:0]). The

contents of the detailed status field is a representation of the device status at the rising

edge of SS_B for the previous SPI command.

SF[1:0]

Status Sources

DEVSTAT State

CM_ERROR

Temperature error

Bit set in DSP_STAT

Bit set in DEVSTAT2

User OTP memory error (UF2 or UF1)

User R/W memory error (UF2)

NXP OTP Memory error

U_OTP_ERR set in DEVSTAT2

U_RW_ERR set in DEVSTAT2

F_OTP_ERR set in DEVSTAT2

Test Mode active

Supply error

Reset error

TESTMODE bit set in DEVSTAT

Bit set in DEVSTAT1

DEVRES set

MISO error

SPI error

Bit set in DEVSTAT3

N/A

Table 34. Detailed status bit field descriptions

7.5.5.3 SPI error

The following external SPI conditions result in a SPI error:

• SCLK is high when SS_B is asserted.

• The number of SCLK rising edges detected while SS_B is asserted is not equal to 16.

• SCLK is high when SS_B is deasserted.

• CRC error is detected (MOSI).

• A register write command to any register other than the DEVLOCK_WR register is

received while ENDINIT is set.

If a SPI error is detected, the device responds with the error response as described in

Section 7.5.5.2 "Detailed status field" with the detailed status field set to “SPI Error” as

defined in Section 7.5.5.1 "Basic status field".

7.5.5.4 SPI data output verification error

The device includes a function to verify the integrity of the data output to the MISO pin.

The function compares the data transmitted on the MISO pin to the data intended to be

transmitted. If any one bit does not match, a SPI MISO mismatch fault is detected and

the MISO_ERR flag in the DEVSTAT2 register is set.

If a valid sensor data request message is received during the SPI transfer with the MISO

mismatch failure, the request is ignored and the device responds with the error response

FXPS7115D4S

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 1 — 9 August 2022

26 / 74

FXPS7115D4S bảng dữ liệu(PDF) 26 Page - NXP Semiconductors

FXPS7115D4S bảng dữ liệu(HTML) 26 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

bảng dữ liệu tải về

Link URL