UPSD3422EB40U6 datasheet(274/300 Pages) STMICROELECTRONICS

274 / 300 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

DC and AC parameters

UPSD3422, UPSD3433, UPSD3434, UPSD3454

274/300

Table 213.

PSD module DC characteristics (with 3.3 V VDD)

Symb.

Parameter

Test condition

(in addition to those in

Table 211 on page 271)

Min.

Typ.

Max.

Unit

VIH

High level input voltage

3.0 V < VDD < 3.6 V

0.7VDD

VDD +0.5

VIL

Low level input voltage

3.0 V < VDD < 3.6 V

–0.5

0.8

VLKO

VDD (min) for Flash

Erase and Program

1.5

2.2

VOL

Output low voltage

IOL = 20 µA, VDD = 3.0 V

0.01

0.1

IOL = 4 mA, VDD = 3.0 V

0.15

0.45

VOH

Output high voltage

IOH = –20 µA,

VDD = 3.0 V

2.9

2.99

IOH = –1 mA, VDD = 3.0 V

2.7

2.8

ISB

Standby supply current

for power-down mode

CSI > VDD – 0.3 V

(1)(2)

Internal PD is active.

PLD is in non-Turbo mode, and none of the inputs are switching.

100

µA

ILI

Input leakage current

VSS < VIN < VDD

–1

±0.1

µA

ILO

Output leakage current

0.45 < VIN < VDD

–10

±5

µA

ICC

(DC)(3)

Operating

supply

current

PLD Only

PLD_TURBO = Off,

f=0MHz (2)

µA/PT

PLD_TURBO = On,

f = 0 MHz

200

400

µA/PT

Flash

memory

During Flash memory

WRITE/Erase Only

Read only, f = 0 MHz

SRAM

f = 0 MHz

ICC

(AC)(3)

IOUT = 0 mA.

PLD AC adder

(4)

Please see Figure 96 on page 266 for the PLD current calculation.

Flash memory AC

adder

1.0

1.5

mA/MHz

SRAM AC adder

0.8

1.5

mA/MHz

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD3422EB40U6 bảng dữ liệu(PDF) 274 Page - STMicroelectronics

UPSD3422EB40U6 bảng dữ liệu(HTML) 274 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL