LSM6DSO32 datasheet(66/153 Pages) STMICROELECTRONICS

66 / 153 page

LSM6DSO32

66/153

DocID032891 Rev 1

9.10

INT2_CTRL (0Eh)

INT2 pin control register (r/w)

Each bit in this register enables a signal to be carried over INT2 when the MIPI I3CSM

dynamic address in not assigned (I²C or SPI is used). Some bits can be also used to trigger

an IBI when the MIPI I3CSM interface is used. The output of the pin will be the OR

combination of the signals selected here and in MD2_CFG (5Fh).

Table 40. INT2_CTRL register description

9.11

WHO_AM_I (0Fh)

WHO_AM_I register (r). This is a read-only register. Its value is fixed at 6Ch.

Table 39. INT2_CTRL register

0(1)

1. This bit must be set to '0' for the correct operation of the device.

INT2_CNT

_BDR

INT2_

FIFO_

FULL

INT2_

FIFO_

OVR

INT2_

FIFO_TH

INT2_DRDY

_TEMP

INT2_

DRDY_G

INT2_

DRDY_XL

INT2_CNT_BDR

Enables COUNTER_BDR_IA interrupt on INT2

INT2_FIFO_FULL

Enables FIFO full flag interrupt on INT2 pin

INT2_FIFO_OVR

Enables FIFO overrun interrupt on INT2 pin

INT_FIFO_TH

Enables FIFO threshold interrupt on INT2 pin

INT2_DRDY_TEMP

Enables temperature sensor data-ready interrupt on INT2 pin. It

can be also used to trigger an IBI when the MIPI I3CSM interface is used and

INT2_ON_INT1 = ‘1’ in CTRL4_C (13h).

INT2_DRDY_G

Gyroscope data-ready interrupt on INT2 pin

INT2_DRDY_XL

Accelerometer data-ready interrupt on INT2 pin

Table 41. WhoAmI register

01101100

LSM6DSO32 bảng dữ liệu(PDF) 66 Page - STMicroelectronics

LSM6DSO32 bảng dữ liệu(HTML) 66 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL