COM90C66 datasheet(63/76 Pages) SMSC

63 / 76 page

DATA SHEET ERRATA FOR REVISION B COM90C66

PAGE

SECTION/FIGURE/ENTRY

CORRECTION

Description of Pin Functions - n0WS

Make no connection to this pin.

Figure 2 - Bus Interface

16-Bit Interface Signals must always be present.

The n0WS signal should be left disconnected.

20,21,

25,37,

Tables

Configuration

(DECODE); Tables 11, 12; Figure 12

Bit 7 (16-Bit Enable) of the Configuration

proper

device

operation.

Bit

the

Configuration Register (Decode Mode) is not

effective.

31-33

Command Chaining section

The status bits are only single-level.

34,36

READ AND WRITE CYCLES -

Memory vs. I/O Cycles section

In I/O Mapped Mode, packets in the internal

RAM buffer must be accessed by addressing

one 16-bit I/O location.

The device in 16-bit

mode increments the pointer by two. The device

should not be used in 8-bit mode.

37,40

Wait State Details section; Table 13

The Wait State bit may be written to as a logic

"0" to avoid IOCHRDY negation, but the n0WS

signal must be left disconnected.

8-Bit vs. 16-Bit Accesses section

Disregard references to 8-bit Memory and 8-bit

I/O Mapped Mode.

All accesses to internal

memory should be 16-bit. When the device is in

16-bit I/O Mapped Mode, byte writes to odd

locations should not be done.

Table 14

8-bit I/O accesses to the Data Register and 8-bit

Memory accesses should not be done.

Figure 14

Disregard the n0WS timing signal. This signal

should not be used.

Figure 26

t3 should read 314 µsec minimum.

COM90C66 bảng dữ liệu(PDF) 63 Page - SMSC Corporation

COM90C66 bảng dữ liệu(HTML) 63 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

bảng dữ liệu tải về

Link URL