công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

COM90C66 bảng dữ liệu(PDF) 32 Page - SMSC Corporation

tên linh kiện COM90C66
Giải thích chi tiết về linh kiện  ARCNET Controller/Transceiver with AT Interface and On-Chip RAM
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  SMSC [SMSC Corporation]
Trang chủ  http://www.smsc.com
Logo SMSC - SMSC Corporation

COM90C66 bảng dữ liệu(HTML) 32 Page - SMSC Corporation

Back Button COM90C66 Datasheet HTML 28Page - SMSC Corporation COM90C66 Datasheet HTML 29Page - SMSC Corporation COM90C66 Datasheet HTML 30Page - SMSC Corporation COM90C66 Datasheet HTML 31Page - SMSC Corporation COM90C66 Datasheet HTML 32Page - SMSC Corporation COM90C66 Datasheet HTML 33Page - SMSC Corporation COM90C66 Datasheet HTML 34Page - SMSC Corporation COM90C66 Datasheet HTML 35Page - SMSC Corporation COM90C66 Datasheet HTML 36Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 76 page
background image
32
of a dual two-level FIFO, commands to be
transmitted and received, as well as the status
bits, are pipelined.
In order for the COM90C66 to be compatible with
previous SMSC ARCNET devices, the device
defaults to the non-chaining mode. In order to
take advantage of the Command Chaining
operation, the Command Chaining Mode must be
enabled via a logic "1" on bit 6 of the
Configuration Register.
The following is a list of Command Chaining
guidelines for the software programmer to follow.
Further detail can be found in the Transmit
Command Chaining and Receive Command
Chaining sections of this document.
• The device is designed such that the
interrupt service routine latency does not
affect performance.
The first interrupt
maybe serviced prior to the generation of the
second interrupt.
• Up to two outstanding transmissions and two
outstanding receptions can be pending at
any given time.
The commands may be
given in any order.
• Up to two outstanding transmit interrupts
and two outstanding receive interrupts are
stored by the device, along with their
respective status bits.
• The Interrupt Mask bits act on TTA (Rising
Transition
on
Transmitter
Available)
for
transmit
operations
and
TRI
(Rising
Transition of Receiver Inhibited) for receive
operations. TTA is set upon completion of a
packet reception only. Typically there is no
need to mask the TTA and TRI bits after
clearing the interrupt.
• The traditional TA and RI bits are still
available to reflect the present status of the
device.
In Command Chaining, the Status Register looks
as follows:
TA
POR
TEST
RECON
TMA
TTA
TMA
TTA
TRI
TRI
RI



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com