PC8374L datasheet(117/239 Pages) NSC

117 / 239 page

6.0 General-Purpose Input/Output (GPIO) Ports (Continued)

Revision 1.1

117

www.national.com

6.4.6

GPIO Event Status Register (GPEVST)

Power Well: VSB3

Location:

Device specific

Type:

R/W1C or RO

6.4.7

GPIO Data In/Out Register (GPDIO)

Power Well: VSB3

Location:

Device specific

Type:

R/W

Bit

76543210

Name

EVTSTAT

Reset

00000000

Bit

Description

−0 EVTSTAT (Event Status). Bits 7−0 correspond to pins 7−0 of the speciﬁc Port. The setting of each bit is

independent of the Event Enable bit in GPEVEN register. An active event sets the Status bit, which may be

cleared only by software writing 1 to the bit.

0: No active edge or level detected since last cleared

1: Active edge or level detected

Bit

76543210

Name

DATAINOUT

Reset Write

11111111

Reset Read

XXXXXXXX

Bit

Description

7-0

DATAINOUT (Data In/Out). Bits 7-0 correspond to pins 7-0 of the speciﬁc Port. The value of each bit determines

the value driven on the corresponding GPIO pin when its output buffer is enabled. Writing to the bit latches the

written data unless the bit is locked by the GPCFG register Lock bit. Reading each bit returns the value of the

corresponding GPIO pin. Pin conﬁguration and the data-out value may inﬂuence the pin value.

0: Corresponding pin driven to low; pin level read low.

1: Corresponding pin driven or released (according to buffer type selection) to high; pin level read high (default).

Winbond Electronics Corp. Advanced PC Product Center

PC8374L bảng dữ liệu(PDF) 117 Page - National Semiconductor (TI)

PC8374L bảng dữ liệu(HTML) 117 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL