AD4116BCPZ datasheet(6/59 Pages) AD

6 / 59 page

AD4116

Data Sheet

Rev. 0 | Page 6 of 59

Parameter

Test Conditions/Comments

Min

Typ

Max

Unit

Crystal

Frequency

16.384

MHz

Start-Up Time

µs

External Clock (CLKIO)

4.096

MHz

Duty Cycle

LOGIC INPUTS

Input Voltage4

High, VINH

2 V ≤ IOVDD < 2.3 V

0.65 × IOVDD

2.3 V ≤ IOVDD ≤ 5.5 V

0.7 × IOVDD

Low, VINL

2 V ≤ IOVDD < 2.3 V

0.35 × IOVDD

2.3 V ≤ IOVDD ≤ 5.5 V

0.7

Hysteresis

IOVDD ≥ 2.7 V

0.08

0.25

IOVDD < 2.7 V

0.04

0.2

Leakage Current

−10

+10

µA

LOGIC OUTPUT (DOUT/RDY)

Output Voltage4

High, VOH

IOVDD ≥ 4.5 V, ISOURCE = 1 mA

0.8 × IOVDD

2.7 V ≤ IOVDD < 4.5 V, ISOURCE = 500 µA

0.8 × IOVDD

IOVDD < 2.7 V, ISOURCE = 200 µA

0.8 × IOVDD

Low, VOL

IOVDD ≥ 4.5 V, ISINK = 2 mA

0.4

2.7 V ≤ IOVDD < 4.5 V, ISINK = 1 mA

0.4

IOVDD < 2.7 V, ISINK = 400 µA

0.4

Leakage Current4

Floating state

−10

+10

µA

Output Capacitance

Floating state

POWER REQUIREMENTS

Power Supply Voltage

AVDD to AVSS

4.5

5.5

AVSS to DGND

−2.75

IOVDD to DGND

5.5

IOVDD to AVSS

For AVSS < DGND

6.35

POWER SUPPLY CURRENTS7

All outputs unloaded, digital inputs

connected to IOVDD or DGND

Full Operating Mode

AVDD Current

Including internal reference

5.3

6.63

IOVDD Current

Internal clock

0.85

1.12

Standby Mode

All VIN = 0 V

µA

Power-Down Mode

All VIN = 0 V

µA

POWER DISSIPATION

Full Operating Mode

Standby Mode

223

µW

Power-Down Mode

100

µW

The full specification is guaranteed for a differential input signal of ±10 V. The device is functional up to a differential input signal of ±VREF × 10. However, the specified

absolute (pin) voltage must not be exceeded for proper function.

Following a system zero-scale calibration, the offset error is in the order of the noise for the programmed output data rate selected. An internal zero-scale calibration

at low level inputs reduces the offset error in the order of the noise for the programmed output data rate selected.

To improve performance, use an external reference with better accuracy and lower temperature coefficient.

Specification is not production tested but is supported by characterization data at the initial product release.

Following a system full-scale calibration, the gain error is reduced to the order of the noise for the programmed output data rate.

This specification includes moisture sensitivity level (MSL) preconditioning effects.

This specification is with no load on the REFOUT pin and the digital output pins.

AD4116BCPZ bảng dữ liệu(PDF) 6 Page - Analog Devices

AD4116BCPZ bảng dữ liệu(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

bảng dữ liệu tải về

Link URL