DS20006554A datasheet(34/94 Pages) MICROCHIP

34 / 94 page

ZL30260-ZL30263

Data Sheet

DS20006554A

ADDR

BIT 7

BIT 6

BIT 5

BIT 4

BIT 3

BIT 2

BIT 1

BIT 0

240

OC5CR1

same as OC1 registers

…

24A

OC5STOP

OC6 Registers

250

OC6CR1

same as OC1 registers

…

25A

OC6STOP

OC7 Registers

260

OC7CR1

same as OC1 registers

…

26A

OC7STOP

OC8 Registers

270

OC8CR1

same as OC1 registers

…

27A

OC8STOP

OC9 Registers

280

OC9CR1

same as OC1 registers

…

28A

OC9STOP

OC10 Registers

290

OC10CR1

same as OC1 registers

…

29A

OC10STOP

Input Clock Configuration

300

XACR1

—

POL

DISMON

VALTIME[2:0]

HSDIV[1:0]

301

XACR2

XOAMP[7:0]

302

XACR3

XBCAP[3:0]

XACAP[3:0]

303

IC1CR1

—

POL

DISMON

VALTIME[2:0]

HSDIV[1:0]

304

IC2CR1

—

POL

DISMON

VALTIME[2:0]

HSDIV[1:0]

305

IC3CR1

—

POL

DISMON

VALTIME[2:0]

HSDIV[1:0]

6.3

6.3.1

Global Configuration Registers

EESEL

EEPROM Memory Selection Register

00h

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Name

EESEL

—

Default

Bit 7: EEPROM Memory Select (EESEL). This bit is a bank-select that specfies whether device register space or

EEPROM memory is mapped into addresses 0x1 and above. This applies only to the ZL30261 and ZL30263. The

ZL30260 and ZL30262 do not have internal EEPROM memory. Note that ROMSEL has priority over EESEL. See

sections 5.7 and 6.1.4.

0 = Device registers

1= EEPROM memory

DS20006554A bảng dữ liệu(PDF) 34 Page - Microchip Technology

DS20006554A bảng dữ liệu(HTML) 34 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

bảng dữ liệu tải về

Link URL