DSPIC33EP128GS708 datasheet(119/484 Pages) MICROCHIP

119 / 484 page

 2016-2018 Microchip Technology Inc.

DS70005258C-page 119

dsPIC33EPXXXGS70X/80X FAMILY

10.3

Doze Mode

The preferred strategies for reducing power consump-

tion are changing clock speed and invoking one of the

power-saving modes. In some circumstances, this

cannot be practical. For example, it may be necessary

for an application to maintain uninterrupted synchro-

nous communication, even while it is doing nothing

else. Reducing system clock speed can introduce

communication errors, while using a power-saving

mode can stop communications completely.

Doze mode is a simple and effective alternative method

to reduce power consumption while the device is still

executing code. In this mode, the system clock

continues to operate from the same source and at the

same speed. Peripheral modules continue to be

clocked at the same speed, while the CPU clock speed

is reduced. Synchronization between the two clock

domains is maintained, allowing the peripherals to

access the SFRs while the CPU executes code at a

slower rate.

Doze mode is enabled by setting the DOZEN bit

(CLKDIV<11>). The ratio between peripheral and core

clock speed is determined by the DOZE<2:0> bits

(CLKDIV<14:12>). There are eight possible configu-

rations, from 1:1 to 1:128, with 1:1 being the default

setting.

Programs can use Doze mode to selectively reduce

power consumption in event-driven applications. This

allows clock-sensitive functions, such as synchronous

communications, to continue without interruption while

the CPU Idles, waiting for something to invoke an inter-

rupt routine. An automatic return to full-speed CPU

operation on interrupts can be enabled by setting the

ROI bit (CLKDIV<15>). By default, interrupt events

have no effect on Doze mode operation.

10.4

Peripheral Module Disable

The Peripheral Module Disable (PMD) registers

provide a method to disable a peripheral module by

stopping all clock sources supplied to that module.

When a peripheral is disabled using the appropriate

PMD control bit, the peripheral is in a minimum power

consumption state. The control and status registers

associated with the peripheral are also disabled, so

writes to those registers do not have any effect and

read values are invalid.

A peripheral module is enabled only if both the associ-

ated bit in the PMD register is cleared and the peripheral

is supported by the specific dsPIC® DSC variant. If the

peripheral is present in the device, it is enabled in the

PMD register by default.

10.5

Power-Saving Resources

Many useful resources are provided on the main prod-

uct page of the Microchip website for the devices listed

in this data sheet. This product page contains the latest

updates and additional information.

10.5.1

KEY RESOURCES

• “Watchdog Timer and Power-Saving Modes”

(DS70615) in the “dsPIC33/PIC24 Family

Reference Manual”

• Code Samples

• Application Notes

• Software Libraries

• Webinars

• All related “dsPIC33/PIC24 Family Reference

Manual” Sections

• Development Tools

Note:

If a PMD bit is set, the corresponding

module is disabled after a delay of one

instruction cycle. Similarly, if a PMD bit is

cleared, the corresponding module is

enabled after a delay of one instruction

cycle (assuming the module control regis-

ters are already configured to enable

module operation).

DSPIC33EP128GS708 bảng dữ liệu(PDF) 119 Page - Microchip Technology

DSPIC33EP128GS708 bảng dữ liệu(HTML) 119 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL