| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
68HC05JB4 bảng dữ liệu(PDF) 22 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
68HC05JB4 bảng dữ liệu(HTML) 22 Page - Freescale Semiconductor, Inc |
|
22 / 134 page ![]() GENERAL RELEASE SPECIFICATION February 24, 1999 MOTOROLA MEMORY MC68HC05JB4 2-2 REV 2 2.1 I/O AND CONTROL REGISTERS The I/O and Control Registers reside in locations $0000 to $003F. The bit assign- ments for each register are shown in Figure 2-2, Figure 2-3, Figure 2-4, and Figure 2-5. Reading from unused bits will return unknown states, and writing to unused bits will be ignored. 2.2 RAM The user RAM consists of 176 bytes (including the stack) at locations $0080 to $012F. The stack begins at address $00FF and proceeds down to $00C0. Using the stack area for data storage or temporary work locations requires care to pre- vent it from being overwritten due to stacking from an interrupt or subroutine call. 2.3 ROM There are a total of 4k bytes of ROM on chip. This includes 3584 bytes of user ROM with locations $1000 to $1DFF for user program storage and 16 bytes for user vectors at locations $1FF0 to $1FFF. Also, 496 bytes of Self-check ROM on chip at locations $1E00 to $1FEF. Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |