K32L2AX datasheet(75/96 Pages) NXP

tên linh kiện	K32L2AX

Giải thích chi tiết về linh kiện	K32 L2A Microcontroller with 512 KB Flash and 128 KB SRAM

PDF	96 Pages

Scroll/Zoom	100%

nhà sản xuất	NXP [NXP Semiconductors]

Trang chủ	http://www.nxp.com

Logo

75 / 96 page

EMVSIMn_CLK

EMVSIMn_IO

RESPONSE

EMVSIMn_VCCEN

Figure 19. Internal Reset Card Reset Sequence

The following table defines the general timing requirements for the SIM interface.

Table 44. Timing Specifications, Internal Reset Card Reset Sequence

Ref

Min

Max

Units

—

200

EMVSIMx_CLK

clock cycles

400

40,000

EMVSIMx_CLK

clock cycles

8.8.1.1.2 Smart Cards with Active Low Reset

Following figure shows the reset sequence for Smart cards with active low reset. The

reset sequence comprises the following steps::

• After power-up, the clock signal is enabled on EMVSIMn_CLK (time T0)

• After 200 clock cycles, EMVSIMn_IO must be asserted.

• EMVSIMn_RST must remain low for at least 40,000 clock cycles after T0 (no

response is to be received on RX during those 40,000 clock cycles)

• EMVSIMn_RST is asserted (at time T1)

• EMVSIMn_RST must remain asserted for at least 40,000 clock cycles after T1,

and a response must be received on EMVSIMn_IO between 400 and 40,000 clock

cycles after T1.

Peripheral operating requirements and behaviors

K32 L2A Microcontroller with 512 KB Flash and 128 KB SRAM, Rev. 3, 02/2021

NXP Semiconductors

K32L2AX bảng dữ liệu(PDF) 75 Page - NXP Semiconductors