công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MCP47FVB01 bảng dữ liệu(PDF) 18 Page - Microchip Technology

tên linh kiện MCP47FVB01
Giải thích chi tiết về linh kiện  8- /10- /12-Bit Single/Dual Voltage Output Volatile Digital-to-Analog Converters with I짼C??Interface
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICROCHIP [Microchip Technology]
Trang chủ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP47FVB01 bảng dữ liệu(HTML) 18 Page - Microchip Technology

Back Button MCP47FVB01 Datasheet HTML 14Page - Microchip Technology MCP47FVB01 Datasheet HTML 15Page - Microchip Technology MCP47FVB01 Datasheet HTML 16Page - Microchip Technology MCP47FVB01 Datasheet HTML 17Page - Microchip Technology MCP47FVB01 Datasheet HTML 18Page - Microchip Technology MCP47FVB01 Datasheet HTML 19Page - Microchip Technology MCP47FVB01 Datasheet HTML 20Page - Microchip Technology MCP47FVB01 Datasheet HTML 21Page - Microchip Technology MCP47FVB01 Datasheet HTML 22Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 92 page
background image
MCP47FVBXX
DS20005405A-page 18
 2015 Microchip Technology Inc.
1.2
I2C Mode Timing Waveforms and Requirements
FIGURE 1-2:
Power-on and Brown-out Reset Waveforms.
FIGURE 1-3:
I2C™ Power-Down Command Timing.
TABLE 1-2:
RESET TIMING
Timing Characteristics
Standard Operating Conditions (unless otherwise specified)
Operating Temperature
–40°C
 TA  +125°C (Extended)
All parameters apply across the specified operating ranges unless noted.
VDD = +1.8V to 5.5V, VSS = 0V, RL = 5 k from VOUT to GND, CL = 100 pF.
Typical specifications represent values for VDD = 5.5V, TA = +25°C.
Parameters
Sym.
Min.
Typ.
Max. Units
Conditions
Power-on Reset
Delay
tPORD
60
µs
Monitor ACK bit response to ensure device responds to
command.
Brown-out Reset
Delay
tBORD
—45
µs
VDD transitions from VDD(MIN)  > VPOR
VOUT driven to VOUT disabled
Power-Down Output
Disable Time Delay
TPDD
10.5
µs
PDxB:PDxA = ‘11’, ‘10’, or ‘01’ -> “00” started from fall-
ing edge of the SCL at the end of the 8th clock cycle.
Volatile DAC register = FFh, VOUT =10mV. VOUT not
connected.
Power-Down Output
Enable Time Delay
TPDE
1
µs
PDxB:PDxA = “00”
 ‘11’, ‘10’, or ‘01’ started from
falling edge of the SCL at the end of the 8th clock cycle.
VOUT = VOUT - 10 mV. VOUT not connected.
VDD
SDA
tPORD
tBORD
VOUT
SCL
VIH
VIH
VPOR (VBOR)
VOUT at High Z
I2C™ Interface is operational
SDA
SCL
ACK
Stop
Start
ACK
VOUT
tPDE
tPDD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com