PSD813F1AV-12MIT datasheet(99/110 Pages) STMICROELECTRONICS

99 / 110 page

99/110

PSD813F1V

Table 72. ISC Timing (3V devices)

Note: 1. For non-PLD Programming, Erase or in ISC by-pass mode.

2. For Program or Erase PLD only.

Table 73. Power-down Timing (5V devices)

Note: 1. tCLCL is the period of CLKIN (PD1).

Table 74. Power-down Timing (3V devices)

Note: 1. tCLCL is the period of CLKIN (PD1).

Symbol

Parameter

Conditions

-15

-20

Unit

MinMax

tISCCF

Clock (TCK, PC1) Frequency (except for

PLD)

(Note 1)

MHz

tISCCH

Clock (TCK, PC1) High Time (except for PLD)

(Note 1)

tISCCL

Clock (TCK, PC1) Low Time (except for PLD)

(Note 1)

tISCCFP

Clock (TCK, PC1) Frequency (PLD only)

(Note 2)

MHz

tISCCHP

Clock (TCK, PC1) High Time (PLD only)

(Note 2)

240

tISCCLP

Clock (TCK, PC1) Low Time (PLD only)

(Note 2)

240

tISCPSU

ISC Port Set Up Time

tISCPH

ISC Port Hold Up Time

tISCPCO

ISC Port Clock to Output

tISCPZV

ISC Port High-Impedance to Valid Output

tISCPVZ

ISC Port Valid Output to

High-Impedance

Symbol

Parameter

Conditions

-90

-12

-15

Unit

Min

Max

Min

Max

Min

Max

tLVDV

ALE Access Time from Power-down

120

150

tCLWH

Maximum Delay from

APD Enable to Internal PDN Valid

Signal

Using CLKIN

(PD1)

15 * tCLCL

µs

Symbol

Parameter

Conditions

-15

-20

Unit

Min

Max

Min

Max

tLVDV

ALE Access Time from Power-down

150

200

tCLWH

Maximum Delay from APD Enable to

Internal PDN Valid Signal

Using CLKIN

(PD1)

15 * tCLCL

µs

PSD813F1AV-12MIT bảng dữ liệu(PDF) 99 Page - STMicroelectronics

PSD813F1AV-12MIT bảng dữ liệu(HTML) 99 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL