PSD813F1AV-12MIT datasheet(66/110 Pages) STMICROELECTRONICS

66 / 110 page

PSD813F1V

66/110

For Users of the HC11 (or compatible)

The HC11 turns off its E clock when it sleeps.

Therefore, if you are using an HC11 (or compati-

ble) in your design, and you wish to use the Pow-

er-down mode, you must not connect the E clock

to CLKIN (PD1). You should instead connect an

independent clock signal to the CLKIN input

(PD1). The clock frequency must be less than 15

times the frequency of AS. The reason for this is

that if the frequency is greater than 15 times the

frequency of AS, the PSD will keep going into

Power-down mode.

Other Power Saving Options

The PSD offers other reduced power saving op-

tions that are independent of the Power-down

mode. Except for the SRAM Stand-by and Chip

Select Input (CSI, PD2) features, they are enabled

by setting bits in the PMMR0 and PMMR2 regis-

ters.

PLD Power Management

The power and speed of the PLDs are controlled

by the Turbo bit (bit 3) in the PMMR0. By setting

the bit to ‘1’, the Turbo mode is disabled and the

PLDs consume Zero Power current when the in-

puts are not switching for an extended time of

70ns. The propagation delay time will be in-

creased by 10ns after the Turbo bit is set to ‘1’

(turned off) when the inputs change at a composite

frequency of less than 15 MHz. When the Turbo bit

is set to a ‘0’ (turned on), the PLDs run at full power

and speed. The Turbo bit affects the PLD’s D.C.

power, AC power, and propagation delay.

Note: Blocking MCU control signals with PMMR2

bits can further reduce PLD AC power consump-

tion.

SRAM Standby Mode (Battery Backup)

The PSD supports a battery backup operation that

retains the contents of the SRAM in the event of a

power loss. The SRAM has a VSTBY pin (PC2) that

can be connected to an external battery. When

VCC becomes lower than VSTBY then the PSD will

automatically connect to VSTBY as a power source

to the SRAM. The SRAM Standby Current (ISTBY)

is typically 0.5µA. The SRAM data retention volt-

age is 2 V minimum. The battery-on indicator (VBA-

TON) can be routed to PC4. This signal indicates

when the VCC has dropped below the VSTBY volt-

age.

PSD Chip Select Input (CSI, PD2)

Pin PD2 of Port D can be configured in PSDsoft

Express as the CSI input. When low, the signal se-

lects and enables the internal Flash, EEPROM,

SRAM, and I/O for READ or WRITE operations in-

volving the PSD. A high on the CSI pin will disable

the Flash memory, EEPROM, and SRAM, and re-

duce the PSD power consumption. However, the

PLD and I/O pins remain operational when CSI is

High.

Note: There may be a timing penalty when using

the CSI pin depending on the speed grade of the

PSD that you are using. See the timing parameter

tSLQV in Table 63., page 95 or Table 64., page 95.

Input Clock

The PSD provides the option to turn off the CLKIN

input to the PLD to save AC power consumption.

The CLKIN is an input to the PLD AND array and

the Output Macrocells. During Power Down Mode,

or, if the CLKIN input is not being used as part of

the PLD logic equation, the clock should be dis-

abled to save AC power. The CLKIN will be dis-

connected from the PLD AND array or the

Macrocells by setting bits 4 or 5 to a ‘1’ in PMMR0.

Figure 34. Enable Power-down Flow Chart

Enable APD

Set PMMR0 Bit 1 = 1

PSD in Power

Down Mode

ALE/AS idle

for 15 CLKIN

clocks?

RESET

Yes

OPTIONAL

Disable desired inputs to PLD

by setting PMMR0 bits 4 and 5

and PMMR2 bits 2 through 6.

AI02892

PSD813F1AV-12MIT bảng dữ liệu(PDF) 66 Page - STMicroelectronics

PSD813F1AV-12MIT bảng dữ liệu(HTML) 66 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL