R5F52106ADFN datasheet(3/223 Pages) RENESAS

3 / 223 page

R01DS0041EJ0150 Rev.1.50

Page 3 of 221

Oct 18, 2013

RX210 Group

1. Overview

Low power

consumption

Low power consumption

facilities

 Module stop function

 Four low power consumption modes

Sleep mode, all-module clock stop mode, software standby mode, and deep software standby mode

Function for lower operating

power consumption

 Operating power control modes

[Chip versions A and C]

High-speed operating mode, middle-speed operating mode 1A, middle-speed operating mode 1B,

low-speed operating mode 1, low-speed operating mode 2

[Chip version B]

High-speed operating mode, middle-speed operating mode 1A, middle-speed operating mode 1B,

middle-speed operating mode 2A, middle-speed operating mode 2B, low-speed operating mode 1,

low-speed operating mode 2

Interrupt

Interrupt controller (ICUb)

 Interrupt vectors: 167

 External interrupts: 9 (NMI, IRQ0 to IRQ7 pins)

 Non-maskable interrupts: 6 (the NMI pin, oscillation stop detection interrupt, voltage monitoring 1

interrupt, voltage monitoring 2 interrupt, WDT interrupt, and IWDT interrupt)

 16 levels specifiable for the order of priority

External bus extension

 The external address space can be divided into four areas (CS0 to CS3), each with independent

control of access settings.

Capacity of each area: 16 Mbytes (CS0 to CS3)

A chip-select signal (CS0# to CS3#) can be output for each area.

Each area is specifiable as an 8-bit or 16-bit bus space

The data arrangement in each area is selectable as little or big endian (only for data).

Bus format: Separate bus, multiplex bus

 Wait control

 Write buffer facility

DMA

DMA controller (DMACA)

 4 channels

 Three transfer modes: Normal transfer, repeat transfer, and block transfer

 Activation sources: Software trigger, external interrupts, and interrupt requests from peripheral

functions

Data transfer controller

(DTCa)

 Three transfer modes: Normal transfer, repeat transfer, and block transfer

 Activation sources: Interrupts

 Chain transfer function

I/O ports

General I/O ports

145-pin/144-pin/100-pin/80-pin/69-pin/64-pin/48-pin

 I/O: 122/122/84/64/48/48/34

 Input: 1/1/1/1/1/1/1

 Pull-up resistors: 122/122/84/64/48/48/34

 Open-drain outputs: 76/76/54/44/35/35/26

 5-V tolerance:4/4/4/4/2/2*1/2

Event link controller (ELC)

 Event signals of 59 types can be directly connected to the module

 Operations of timer modules are selectable at event input

 Capable of event link operation for ports B and E

Multi-function pin controller (MPC)

 Capable of selecting input/output function from multiple pins

Table 1.1

Outline of Specifications (2 / 5)

Classification

Module/Function

Description

R5F52106ADFN bảng dữ liệu(PDF) 3 Page - Renesas Technology Corp

R5F52106ADFN bảng dữ liệu(HTML) 3 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL