công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

FS32K112MHTXMLUTR bảng dữ liệu(PDF) 39 Page - NXP Semiconductors

tên linh kiện FS32K112MHTXMLUTR
Giải thích chi tiết về linh kiện  Low-power Arm Cortex-M4F/M0 core with excellent energy efficiency
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS32K112MHTXMLUTR bảng dữ liệu(HTML) 39 Page - NXP Semiconductors

Back Button FS32K112MHTXMLUTR Datasheet HTML 35Page - NXP Semiconductors FS32K112MHTXMLUTR Datasheet HTML 36Page - NXP Semiconductors FS32K112MHTXMLUTR Datasheet HTML 37Page - NXP Semiconductors FS32K112MHTXMLUTR Datasheet HTML 38Page - NXP Semiconductors FS32K112MHTXMLUTR Datasheet HTML 39Page - NXP Semiconductors FS32K112MHTXMLUTR Datasheet HTML 40Page - NXP Semiconductors FS32K112MHTXMLUTR Datasheet HTML 41Page - NXP Semiconductors FS32K112MHTXMLUTR Datasheet HTML 42Page - NXP Semiconductors FS32K112MHTXMLUTR Datasheet HTML 43Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 100 page
background image
Table 28. External System Oscillator frequency specifications
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
S32K14x/
S32K14xW
S32K11x
S32K14x/
S32K14xW
S32K11x
S32K14x/
S32K14xW
S32K11x
fosc_hi
Oscillator crystal or resonator
frequency
4
40 1, 2
MHz
fec_extal
Input clock frequency (external clock
mode)
50
48
MHz
3
tdc_extal
Input clock duty cycle (external clock
mode)
48
50
52
%
3
tcst
Crystal Start-up Time
8 MHz low-gain mode (HGO=0)
1.5
ms
4
8 MHz high-gain mode (HGO=1)
2.5
40 MHz low-gain mode (HGO=0)
2
40 MHz high-gain mode (HGO=1)
2
1.
For an ideal clock of 40 MHz, if permitted by application requirements, an error of +/- 5% is supported with 50% duty cycle.
2.
In S32K14xW, when sourcing ADC clock from oscillator, a better duty cycle is expected.
3.
Frequencies below 40 MHz can be used for degraded duty cycle upto 40-60%. In S32K14xW, when sourcing ADC clock from oscillator, a better duty cycle is
expected. To cater for the duty cycle requirement or to limit the ADC clock to ≤ fADCK, the divider ADCn.ADC_CFG1[ADICLK] for the specific ADC instance can be
used.
4.
Proper PC board layout procedures must be followed to achieve specifications.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com