M95M04-DR datasheet(20/46 Pages) STMICROELECTRONICS

tên linh kiện	M95M04-DR

Giải thích chi tiết về linh kiện	4-Mbit serial SPI bus EEPROM

PDF	46 Pages

Scroll/Zoom	100%

nhà sản xuất	STMICROELECTRONICS [STMicroelectronics]

Trang chủ	http://www.st.com

Logo

20 / 46 page

Instructions

M95M04-DR

20/46

DS12179 Rev 1

to 1, the relevant memory area (as defined in Table 3) becomes protected against Write

(WRITE) instructions. The Block protect (BP1, BP0) bits can be written provided that the

Hardware Protected mode has not been set.

6.3.4

SRWD bit

The Status register Write Disable (SRWD) bit is operated in conjunction with the Write

protect (W) signal. The Status register Write Disable (SRWD) bit and Write protect (W)

signal enable the device to be put in the Hardware Protected mode (when the Status

mode, the non-volatile bits of the Status register (SRWD, BP1, BP0) become read-only bits

and the Write Status register (WRSR) instruction is no longer accepted for execution.

Table 6. Status register format

SRWD

BP1

BP0

WEL

WIP

Status register Write protect

Block protect bits

Write enable latch bit

Write in progress bit

M95M04-DR bảng dữ liệu(PDF) 20 Page - STMicroelectronics