| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
LS1022A bảng dữ liệu(PDF) 28 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
LS1022A bảng dữ liệu(HTML) 28 Page - Freescale Semiconductor, Inc |
|
28 / 71 page ![]() Architecture TWR-LS1021A Reference Manual, Rev. 0 Freescale Semiconductor 2-13 2.9 Ethernet controllers The TWR-LS1021A supports three Ethernet Controllers (EC) which can connect to Ethernet PHYs using MII or RGMII protocols. The EC3 port can operate in RGMII mode and is always on, while the EC2 and EC3 ports only operates in SGMII mode. All three ports connects to Atheros AR8033 PHYs . Connections and routing for the TSEC are summarized in Table 2-9. The drives the and associated PHY devices with a 125.00 MHz clock, from one of various sources. See Section 2.6 for details on Ethernet clocking. 2.10 Ethernet management interface The EMI routing architecture is shown in Figure 2-8. Table 2-9. Ethernet port locations EC # Mode Interface voltage PHY address Connector location Status indicator 1 SGMII S1VDD/X1VDD (1.0V/1.35V) 2 P1 Bottom R: Transmit or Receive activity L: Link (1000M) 2 SGMII S1VDD/X1VDD (1.0V/1.35V) 0 P1 Top R: Transmit or Receive activity L: Link (1000M) 3 RGMII LVDD (2.5V) 1 U20 L: Transmit or Receive activity R: Link (Any speed) |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |