DP83821 datasheet(10/86 Pages) NSC

10 / 86 page

www.national.com

3.0 Functional Description

DP83821 consists of a PCI bus interface, BIOS ROM and

EEPROM interfaces, Receive and Transmit Data Buffer

Managers, an 802.3 Media Access Controller (MAC),

SRAM, and miscellaneous support logic.

Figure 3-1

DP83821 Functional Block Diagram

3.1 DP83821

The DP83821 device is an enhanced version of the NSC

MacPhyter

MAC/BIU

(Media

Access

Controller/Bus

Interface Unit) which has been modified for 1000 Mb/s

operation with additional buffering, higher bandwidth PCI

bus implementation, and the Gigabit Media Independent

Interface for 1000BASE-T phy support. The DP83821

supports an external 10/100/1000 physical layer device.

DP83821 contains the following major design elements:

— a PCI bus interface,

— an EEPROM interface, for access to an NMC93C06

EEPROM,

— a buffer management scheme that is simple, efficient

and flexible,

— separate

receive

and

transmit

FIFOs

and

DMA

controllers,

— a 10/100/1000 Mb/s Ethernet Media Access Control

(MAC),

— a Physical Layer Interface (MII/GMII/TBI),

— Management

Information

Base

(MIB)

Statistics

Registers,

— Receive Packet filtering logic.

This following section provides a functional overview of

interfaces of the DP83821.

Rx Filter

Tx Buffer Manager

Rx Buffer Manager

MIB

Tx MAC

Rx MAC

PCI Bus

Interface

Data FIFO

93C06

Serial

EEPROM

DP83821

Boot ROM/

Flash

MII

MGMT

SRAM

DP83821 bảng dữ liệu(PDF) 10 Page - National Semiconductor (TI)

DP83821 bảng dữ liệu(HTML) 10 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

bảng dữ liệu tải về

Link URL