DP83821 datasheet(44/86 Pages) NSC

44 / 86 page

www.national.com

4.0 Register Set (Continued)

4.2.3 MII/EEPROM Access Register

The MII/EEPROM Access Register provides an interface for software access to the serial management port of an

external MII device or NMC9306 style EEPROM. The default values given assume that the MDIO and EEDO lines have

pullup resistors to VDD.

Tag: MEAR

Size: 32 bits

Hard Reset: 00000012h

Offset: 0008h

Access: Read Write

Soft Reset: 00000012h

bit

tag

description

usage

31-7

unused

MDC

MII Management Clock

Read-Write. Controls the value of the MDC pin. When set, the MDC pin is

1, when clear the MDC pin is 0.

MDDIR

MII Management Direction

Read-Write. Controls the direction of MDIO pin. When set, MacPhyter3V

drives the current state of the MDIO bit onto the MDIO pin. When clear, the

MDIO bit reflects the current state of the MDIO pin.

MDIO

MII Management Data

Read-Write. Provides software access to the MDIO pin (see MDDIR).

EESEL

EEPROM Chip Select

Controls the value of the EESEL pin. When set, the EESEL pin is 1; when

clear the EESEL pin is 0. R/W

EECLK

EEPROM Serial Clock

Controls the value of the EECLK pin. When set, the EECLK pin is 1; when

clear the EECLK pin is 0. R/W

EEDO

EEPROM Data Out

Returns the current state of the EEDO pin. When set, the EEDO pin is 1;

when clear the EEDO pin is 0. RO

EEDI

EEPROM Data In

Controls the value of the EEDI pin. R/W

DP83821 bảng dữ liệu(PDF) 44 Page - National Semiconductor (TI)

DP83821 bảng dữ liệu(HTML) 44 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

bảng dữ liệu tải về

Link URL