56F802 datasheet(14/40 Pages) FREESCALE

14 / 40 page

56F802 Technical Data, Rev. 7

Freescale Semiconductor

Part 3 Specifications

3.1 General Characteristics

The 56F802 is fabricated in high-density CMOS with 5-volt tolerant TTL-compatible digital inputs. The

term “5-volt tolerant” refers to the capability of an I/O pin, built on a 3.3V compatible process technology,

to withstand a voltage up to 5.5V without damaging the device. Many systems have a mixture of devices

designed for 3.3V and 5V power supplies. In such systems, a bus may carry both 3.3V and 5V- compatible

I/O voltage levels (a standard 3.3V I/O is designed to receive a maximum voltage of 3.3V

± 10% during

normal operation without causing damage). This 5V-tolerant capability therefore offers the power savings

of 3.3V I/O levels while being able to receive 5V levels without being damaged.

Absolute maximum ratings given in Table 3-1 are stress ratings only, and functional operation at the

maximum is not guaranteed. Stress beyond these ratings may affect device reliability or cause permanent

damage to the device.

The 56F802 DC and AC electrical specifications are preliminary and are from design simulations. These

specifications may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized

specifications will be published after complete characterization and device qualifications have been

completed.

CAUTION

This device contains protective circuitry to guard against

damage due to high static voltage or electrical fields.

However,

normal

precautions

are

advised

avoid

application of any voltages higher than maximum rated

voltages to this high-impedance circuit. Reliability of

operation is enhanced if unused inputs are tied to an

appropriate voltage level.

Table 3-1 Absolute Maximum Ratings

Characteristic

Symbol

Min

Max

Unit

Supply voltage

VDD

VSS – 0.3

VSS + 4.0

All other input voltages, excluding Analog inputs

VIN

VSS – 0.3

VSS + 5.5V

Analog Inputs ANAx, VREF

VIN

VSS – 0.3

VDDA + 0.3V

Current drain per pin excluding VDD, VSS, & PWM ouputs

—

56F802 bảng dữ liệu(PDF) 14 Page - Freescale Semiconductor, Inc

56F802 bảng dữ liệu(HTML) 14 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

bảng dữ liệu tải về

Link URL