56F802 datasheet(28/40 Pages) FREESCALE

28 / 40 page

56F802 Technical Data, Rev. 7

Freescale Semiconductor

3.9 Analog-to-Digital Converter (ADC) Characteristics

Table 3-13 ADC Characteristics

Characteristic

Symbol

Min

Typ

Max

Unit

ADC input voltages

VADCIN

1. For optimum ADC performance,keep the minimum VADCIN value > 250mV. Inputs less than 250mV volts may convert

to a digital output code of 0 or cause erroneous conversions.

—

VREF2

2. VREF must be equal to or less than VDDA - 0.3V and must be greater than 2.7V.

Resolution

RES

—

Bits

Integral Non-Linearity3

3. Measured in 10-90% range.

INL

—

+/- 4

+/- 5

LSB4

4. LSB = Least Significant Bit.

Differential Non-Linearity

DNL

—

+/- 0.9

+/- 1

LSB3

Monotonicity

GUARANTEED

ADC internal clock5

5. Guaranteed by characterization.

fADIC

0.5

—

MHz

Conversion range

RAD

VSSA

—

VDDA

Power-up time

tADPU

—

2.5

—

msec

Conversion time

tADC

—

tAIC cycles6

6. tAIC = 1/fADIC

Sample time

tADS

—

tAIC cycles6

Input capacitance

CADI

—

pF6

Gain Error (transfer gain)5

EGAIN

1.00

1.10

1.15

—

Offset Voltage5

VOFFSET

+10

+230

+325

Total Harmonic Distortion5

THD

—

Signal-to-Noise plus Distortion5

SINAD

—

Effective Number of Bits5

ENOB

8.5

9.5

—

bit

Spurious Free Dynamic Range5

SFDR

—

Spurious Free Dynamic Range

SFDR

—

ADC Quiescent Current (both ADCs)

IADC

—

VREF Quiescent Current (both ADCs)

IVREF

—

16.5

56F802 bảng dữ liệu(PDF) 28 Page - Freescale Semiconductor, Inc

56F802 bảng dữ liệu(HTML) 28 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

bảng dữ liệu tải về

Link URL