ADV7330KST datasheet(29/76 Pages) AD

29 / 76 page

REV. B

ADV7330

–29–

TIMING MODES

HD Async Timing Mode

[Subaddress 10h, Bit 3,2]

For any input data that does not conform to the standards select-

able in input mode, Subaddress 10h, asynchronous timing mode

can be used to interface to the ADV7330. Timing control signals

for Hsync, Vsync, and Blank have to be programmed by the user.

Macrovision and programmable oversampling rates are not avail-

able in async timing mode. In async mode, the PLL must be

turned off [Subaddress 01h, Bit 1 = 1].

CLK

ACTIVE VIDEO

PROGRAMMABLE

INPUT TIMING

ANALOG

OUTPUT

243

1920

HORIZONTAL SYNC

HSYNC_I/P

VSYNC_I/P

BLANK_I/P

SET ADDRESS 10h,

BIT 6 TO 1

Figure 20a. Async Timing Mode—Programming Input Control Signals for SMPTE 295M Compatibility

ACTIVE VIDEO

HORIZONTAL SYNC

CLK

HSYNC_I/P

VSYNC_I/P

BLANK_I/P

SET ADDRESS 10h,

BIT 6 TO 1

ANALOG OUTPUT

Figure 20b. Async Timing Mode—Programming Input Control Signals for Bilevel Sync Signals

Figures 20a and 20b show an example of how to program

the ADV7330 to accept a different high definition standard

other than SMPTE 293M, SMPTE 274M, SMPTE 296M, or

ITU-R BT.1358.

The following truth table must be followed when programming

the control signals in async timing mode.

For standards that do not require a tri-sync level,

BLANK_I/P

must be tied low at all times.

ADV7330KST bảng dữ liệu(PDF) 29 Page - Analog Devices

ADV7330KST bảng dữ liệu(HTML) 29 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

bảng dữ liệu tải về

Link URL