MT7697DIN datasheet(45/84 Pages) ETC2

45 / 84 page

MT7697D

Internet-of-Things Wireless Connectivity

Page 45 of 84

This document contains information that is proprietary to MediaTek Inc. (“MediaTek”) and/or its licensor(s).

Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.

2, 4, 6, 8, 10, and 12MHz. It supports two options of clock polarity (CPOL) and two options of initial

clock phase (CPHA). SPI pins are multiplexed with I2S pins.

Table 2-17. SPI Pin Description

Signal Name

Signal Description

Direction

Chip select

Output

SCK

Serial clock

Output

MISO

Master in, Slave out

Input

MOSI

Master out, Slave in

Output

Figure 2-19. SPI Timing Diagram

2.5.6

SPI Slave Interface

2.5.7

I2S Interface

MT7697D features one I2S interface, which is used to connect to an external audio codec. The I2S

interface can support the I2S slave mode only. The five I2S signals are shown below. The I2S_MLK

clock frequency is 16MHz.

CS_N

SCK

(CPOL=0)

SCK Edge

Number

SCK

(CPOL=1)

10 11 12 13 14 15 16

SAMPLE MOSI/MISO

(CPHA=0)

SAMPLE MOSI/MISO

(CPHA=1)

Data Transmission

CS_N

idle time

CS_N setup time

CS_N hold time

MT7697DIN bảng dữ liệu(PDF) 45 Page - List of Unclassifed Manufacturers

MT7697DIN bảng dữ liệu(HTML) 45 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

bảng dữ liệu tải về

Link URL