GD25B256DFIS datasheet(24/82 Pages) GIGADEVICE

24 / 82 page

3.3V Uniform Sector

Dual and Quad Serial Flash

GD25B256D

7.8.

Read Data Bytes (READ 03H or 4READ 13H)

The Read Data Bytes (READ) command is followed by a 3-Byte address (A23-A0), and each bit being latched-in on

the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit being shifted out, at

a Max frequency fR, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is

automatically incremented to the next higher address after each Byte of data is shifted out. The whole memory can, therefore,

be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase,

Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 10 Read Data Bytes Sequence Diagram (ADS=0)

Figure 11 Read Data Bytes Sequence Diagram (ADS=1)

Figure 12 Read Data with 4-Byte Address Sequence Diagram (ADS=0 or ADS=1)

Command

03H

CS#

SCLK

High-Z

9 10

28 29 30 31 32

MSB

34 35 36 37

23 22 21

38 39

24-bit address

MSB

Data Out1

Data Out2

Command

03H

CS#

SCLK

High-Z

9 10

36 37 38 39 40

MSB

42 43 44 45

31 30 29

46 47

32-bit address

MSB

Data Out1

Data Out2

Command

13H

CS#

SCLK

High-Z

9 10

36 37 38 39 40

MSB

42 43 44 45

31 30 29

46 47

32-bit address

MSB

Data Out1

Data Out2

GD25B256DFIS bảng dữ liệu(PDF) 24 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25B256DFIS bảng dữ liệu(HTML) 24 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

bảng dữ liệu tải về

Link URL