P89LPC9103 datasheet(13/58 Pages) PHILIPS

13 / 58 page

9397 750 14655

Product data sheet

Rev. 02 — 11 April 2005

13 of 58

Philips Semiconductors

P89LPC9102/9103/9107

8-bit microcontrollers with two-clock accelerated 80C51 core

P1.0 to P1.2,

P1.5

I/O

Port 1: Port 1 is an I/O port with a user-conﬁgurable output type. During reset Port 1

latches are conﬁgured in the input-only mode with the internal pull-up disabled. The

operation of the conﬁgurable Port 1 pins as inputs and outputs depends upon the port

conﬁguration selected. Each of the conﬁgurable port pins are programmed

independently. Refer to Section 8.12.1 “Port conﬁgurations” and Table 12 “Static

characteristics” for details. P1.5 is input-only.

All pins have Schmitt triggered inputs.

Port 1 also provides various special functions as described below:

P1.0/TXD

I/O

P1.0 — Port 1 bit 0.

TXD — Serial port transmitter data.

P1.1/RXD

I/O

P1.1 — Port 1 bit 1.

RXD — Serial port receiver data.

P1.2/T0

I/O

P1.2 — Port 1 bit 2.

I/O

T0 — Timer/counter 0 external count input or overﬂow/PWM output.

P1.5/RST

P1.5 — Port 1 bit 5 (input-only).

RST — External Reset input during Power-on or if selected via UCFG1. When

functioning as a reset input a LOW on this pin resets the microcontroller, causing I/O

ports and peripherals to take on their default states, and the processor begins

execution at address 0. When using an oscillator frequency above 12 MHz, the

reset input function of P1.5 must be enabled. An external circuit is required to

hold the device in reset at power-up until VDD has reached its speciﬁed level.

When system power is removed VDD will fall below the minimum speciﬁed

operating voltage. When using an oscillator frequency above 12 MHz, in some

applications, an external brownout detect circuit may be required to hold the

device in reset when VDD falls below the minimum speciﬁed operating voltage.

VSS

Ground: 0 V reference.

VDD

Power supply: This is the power supply voltage for normal operation as well as Idle

mode and Power-down mode.

Table 6:

P89LPC9107 pin description …continued

Symbol

Type

Description

P89LPC9103 bảng dữ liệu(PDF) 13 Page - NXP Semiconductors

P89LPC9103 bảng dữ liệu(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

bảng dữ liệu tải về

Link URL