P89LPC9103 datasheet(9/58 Pages) PHILIPS

9 / 58 page

9397 750 14655

Product data sheet

Rev. 02 — 11 April 2005

9 of 58

Philips Semiconductors

P89LPC9102/9103/9107

8-bit microcontrollers with two-clock accelerated 80C51 core

7.2 Pin description

Table 4:

P89LPC9102 pin description

Symbol

Type

Description

P0.1 to P0.5,

P0.7

I/O

Port 0: Port 0 is an I/O port with a user-conﬁgurable output type. During reset Port 0

latches are conﬁgured in the input-only mode with the internal pull-up disabled. The

operation of Port 0 pins as inputs and outputs depends upon the port conﬁguration

selected. Each port pin is conﬁgured independently. Refer to Section 8.12.1 “Port

conﬁgurations” and Table 12 “Static characteristics” for details.

The Keypad Interrupt feature operates with Port 0 pins.

All pins have Schmitt triggered inputs.

Port 0 also provides various special functions as described below:

P0.1/KBI1/

AD10

I/O

P0.1 — Port 0 bit 1.

KBI1 — Keyboard input 1.

AD10 — ADC1 channel 0 analog input.

P0.2/KBI2/

AD11

I/O

P0.2 — Port 0 bit 2.

KBI2 — Keyboard input 2.

AD11 — ADC1 channel 1 analog input.

P0.3/CIN1B/

AD12

I/O

P0.3 — Port 0 bit 3.

CIN1B — Comparator 1 positive input.

AD12 — ADC1 channel 2 analog input.

P0.4/CIN1A/

AD13/DAC1

I/O

P0.4 — Port 0 bit 4.

CIN1A — Comparator 1 positive input.

AD13 — ADC1 channel 3 analog input.

DAC1 — Digital to analog converter output.

P0.5/CMPRE

F/CLKIN

I/O

P0.5 — Port 0 bit 5.

CMPREF — Comparator reference (negative) input.

CLKIN — External clock input.

P0.7/T1/

CLKOUT

I/O

P0.7 — Port 0 bit 7.

I/O

T1 — Timer/counter 1 external count input or overﬂow/PWM output.

CLKOUT — Clock output.

P1.2, P1.5

I/O

Port 1: Port 1 is an I/O port with a user-conﬁgurable output type. During reset Port 1

latches are conﬁgured in the input-only mode with the internal pull-up disabled. The

operation of the conﬁgurable Port 1 pins as inputs and outputs depends upon the

port conﬁguration selected. Each of the conﬁgurable port pins are programmed

independently. Refer to Section 8.12.1 “Port conﬁgurations” and Table 12 “Static

characteristics” for details. P1.5 is input-only.

All pins have Schmitt triggered inputs.

Port 1 also provides various special functions as described below:

P1.2/T0

I/O

P1.2 — Port 1 bit 2.

I/O

T0 — Timer/counter 0 external count input or overﬂow/PWM output.

P89LPC9103 bảng dữ liệu(PDF) 9 Page - NXP Semiconductors

P89LPC9103 bảng dữ liệu(HTML) 9 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

bảng dữ liệu tải về

Link URL