| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
P89LPC9103 bảng dữ liệu(PDF) 49 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
P89LPC9103 bảng dữ liệu(HTML) 49 Page - NXP Semiconductors |
|
49 / 58 page ![]() 9397 750 14655 © Koninklijke Philips Electronics N.V. 2005. All rights reserved. Product data sheet Rev. 02 — 11 April 2005 49 of 58 Philips Semiconductors P89LPC9102/9103/9107 8-bit microcontrollers with two-clock accelerated 80C51 core 12. Dynamic characteristics [1] Parameters are valid over operating temperature range unless otherwise specified. Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz. Table 13: Dynamic characteristics (12 MHz) VDD = 2.4 V to 3.6 V unless otherwise specified. Tamb = −40 °C to +85 °C for industrial applications, unless otherwise specified. [1] Symbol Parameter Conditions Variable clock fext =12MHz Unit Min Max Min Max fOSC(RC) internal RC oscillator frequency (nominal f = 7.3728 MHz) trimmed to ±1 % at T amb =25 °C clock doubler option = OFF (default) 7.189 7.557 7.189 7.557 MHz internal RC oscillator frequency (nominal f = 14.7456 MHz) clock doubler option = ON, VDD = 2.7 V to 3.6 V 14.378 15.114 14.378 15.114 MHz fOSC(WD) internal watchdog oscillator frequency (nominal f = 400 kHz) 320 520 320 520 kHz Tcy(CLK) clock cycle time see Figure 19 83 - - - ns fCLKLP low power select clock frequency 0 8 - - MHz External clock fext external clock frequency - - 0 12 MHz tCHCX HIGH time VDD = 2.7 V to 3.6 V; see Figure 19 33 Tcy(CLK) − tCLCX 33 - ns tCLCX LOW time 33 Tcy(CLK) − tCHCX 33 - ns tCLCH rise time - 8 - 8 ns tCHCL fall time - 8 - 8 ns Glitch filter tgr glitch rejection P1.5/RST pin - 50 - 50 ns any pin except P1.5/RST - 15 - 15 ns tsa signal acceptance P1.5/RST pin 125 - 125 - ns any pin except P1.5/RST 50 - 50 - ns Shift register (UART mode 0 - P89LPC9103) tXLXL serial port clock cycle time see Figure 18 16Tcy(CLK) - 1333 - ns tQVXH output data set-up to clock rising edge see Figure 18 13Tcy(CLK) - 1083 - ns tXHQX output data hold after clock rising edge see Figure 18 -Tcy(CLK) + 20 - 103 ns tXHDX input data hold after clock rising edge see Figure 18 -0 - 0 ns tXHDV input data valid to clock rising edge see Figure 18 150 - 150 - ns |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |