 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
PIC1F628 bảng dữ liệu(PDF) 18 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC1F628 bảng dữ liệu(HTML) 18 Page - Microchip Technology |
|
|
18 / 170 page  PIC16F62X DS40300C-page 16 Preliminary 2003 Microchip Technology Inc. TABLE 3-2: SPECIAL FUNCTION REGISTERS SUMMARY BANK 1 Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR Reset(1) Details on Page Bank 1 80h INDF Addressing this location uses contents of FSR to address data memory (not a physical register) xxxx xxxx 25 81h OPTION RBPU INTEDG T0CS T0SE PSA PS2 PS1 PS0 1111 1111 20 82h PCL Program Counter's (PC) Least Significant Byte 0000 0000 25 83h STATUS IRP RP1 RP0 TO PD ZDC C 0001 1xxx 19 84h FSR Indirect data memory address pointer xxxx xxxx 25 85h TRISA TRISA7 TRISA6 TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 1111 1111 29 86h TRISB TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0 1111 1111 34 87h — Unimplemented — — 88h — Unimplemented — — 89h — Unimplemented — — 8Ah PCLATH — — — Write buffer for upper 5 bits of program counter ---0 0000 25 8Bh INTCON GIE PEIE T0IE INTE RBIE T0IF INTF RBIF 0000 000x 21 8Ch PIE1 EEIE CMIE RCIE TXIE — CCP1IE TMR2IE TMR1IE 0000 -000 22 8Dh — Unimplemented — — 8Eh PCON — — — — OSCF —POR BOD ---- 1-0x 24 8Fh — Unimplemented — — 90h — Unimplemented — — 91h — Unimplemented — — 92h PR2 Timer2 Period Register 1111 1111 50 93h — Unimplemented — — 94h — Unimplemented — — 95h — Unimplemented — — 96h — Unimplemented — — 97h — Unimplemented — — 98h TXSTA CSRC TX9 TXEN SYNC — BRGH TRMT TX9D 0000 -010 69 99h SPBRG Baud Rate Generator Register 0000 0000 69 9Ah EEDATA EEPROM data register xxxx xxxx 87 9Bh EEADR — EEPROM address register xxxx xxxx 87 9Ch EECON1 — — — — WRERR WREN WR RD ---- x000 87 9Dh EECON2 EEPROM control register 2 (not a physical register) -------- 87 9Eh — Unimplemented — — 9Fh VRCON VREN VROE VRR — VR3 VR2 VR1 VR0 000- 0000 59 Legend: — = Unimplemented locations read as ‘0’, u = unchanged, x = unknown, q = value depends on condition, shaded = unim- plemented Note 1: For the Initialization Condition for Registers Tables, refer to Table 14-7 and Table 14-8 on page 98. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
