công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SLE66R01PC bảng dữ liệu(PDF) 37 Page - Infineon Technologies AG

tên linh kiện SLE66R01PC
Giải thích chi tiết về linh kiện  Intelligent 1216 bit EEPROM with Contactless Interface compliant
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  INFINEON [Infineon Technologies AG]
Trang chủ  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

SLE66R01PC bảng dữ liệu(HTML) 37 Page - Infineon Technologies AG

Back Button SLE66R01PC Datasheet HTML 33Page - Infineon Technologies AG SLE66R01PC Datasheet HTML 34Page - Infineon Technologies AG SLE66R01PC Datasheet HTML 35Page - Infineon Technologies AG SLE66R01PC Datasheet HTML 36Page - Infineon Technologies AG SLE66R01PC Datasheet HTML 37Page - Infineon Technologies AG SLE66R01PC Datasheet HTML 38Page - Infineon Technologies AG SLE66R01PC Datasheet HTML 39Page - Infineon Technologies AG SLE66R01PC Datasheet HTML 40Page - Infineon Technologies AG SLE66R01PC Datasheet HTML 41Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 55 page
background image
my-d™ move / my-d™ move NFC
SLE 66R01P / SLE 66R01PN
Communication Principle
Data Book
37 / 55
2011-11-24
7.3
Start up
120 µs after entering the powering field (after the field reset) the SLE 66R01P and SLE 66R01PN is ready to
receive a command. If a command is send earlier, the response to this command is not defined.
7.3.1
Start-up sequence of the SLE 66R01P and SLE 66R01PN
Each time after the execution of a REQA or WUPA, the SLE 66R01P and SLE 66R01PN reads the Configuration
Byte and sets its internal states accordingly, see also the Figure 18. This information is not updated until the next
execution of REQA or WUPA commands in IDLE or HALT state even when the CONFIG byte is changed in the
EEPROM.
Figure 18
Start-up Sequence
7.4
Frame Delay Time
For information about Frame Delay Time (FDT), please refer to ISO/IEC 14443-3 Type A Specification.
Generally the FDT is measured between the last rising edge of the pause transmitted by the PCD and the falling
edge of the first load modulation within the start bit transmitted by the my-d™ move and my-d™ move NFC. If
more then one ISO/IEC 14443-3 Type A compatible chip is in the operating field of the reader all of them must
respond in a synchronous way which is needed for the anticollision procedure.
For detailed timings see Table 1 of ISO/IEC 14443-3 Type A Specification.
POWER ON
Wait for 100µs
READY1/READY1*
IDLE
Read Configuration Byte
(Block 2, Byte 1)
REQA, WUPA
Proceed with Anticollision and
Selection
HALT
WUPA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com