công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

INA231AIYFDR bảng dữ liệu(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện INA231AIYFDR
Giải thích chi tiết về linh kiện  High- or Low-Side Measurement, Bidirectional Current and Power Monitor With 1.8-V I2C Interface
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

INA231AIYFDR bảng dữ liệu(HTML) 6 Page - Texas Instruments

Back Button INA231AIYFDR Datasheet HTML 2Page - Texas Instruments INA231AIYFDR Datasheet HTML 3Page - Texas Instruments INA231AIYFDR Datasheet HTML 4Page - Texas Instruments INA231AIYFDR Datasheet HTML 5Page - Texas Instruments INA231AIYFDR Datasheet HTML 6Page - Texas Instruments INA231AIYFDR Datasheet HTML 7Page - Texas Instruments INA231AIYFDR Datasheet HTML 8Page - Texas Instruments INA231AIYFDR Datasheet HTML 9Page - Texas Instruments INA231AIYFDR Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 44 page
background image
SCL
SDA
t
(LOW)
t
R
t
F
t
(HDSTA)
t
(HDSTA)
t
(HDDAT)
t
(SUDAT)
t
(HIGH)
t
(SUSTA)
t
(SUSTO)
t
(BUF)
S
S
P
P
6
INA231
SBOS644B – FEBRUARY 2013 – REVISED AUGUST 2017
www.ti.com
Product Folder Links: INA231
Submit Documentation Feedback
Copyright © 2013–2017, Texas Instruments Incorporated
(1)
Values based on a statistical analysis of a one-time sample of devices. Minimum and maximum values are specified by design, but not
production tested.
7.6 Timing Requirements: I
2C Bus(1)
FAST MODE
HIGH-SPEED MODE
UNIT
MIN
TYP
MAX
MIN
TYP
MAX
f(SCL) SCL operating frequency
0.001
0.4
0.001
2.5
MHz
t(BUF)
Bus free time between stop
and start conditions
600
260
ns
t(HDSTA)
Hold time after repeated
START condition.
After this period, the first clock
is generated.
100
100
ns
t(SUSTA)
Repeated start condition setup
time
100
100
ns
t(SUSTO) STOP condition setup time
100
100
ns
t(HDDAT) Data hold time, VS ≤ 3.3 V
0
0
130
ns
t(HDDAT) Data hold time, VS > 3.3 V
10
10
130
ns
t(SUDAT) Data setup time
100
50
ns
t(LOW) SCL clock low period
1300
260
ns
t(HIGH) SCL clock high period
600
60
ns
tF Data fall time
300
80
ns
tR Data rise time
300
80
ns
tF Clock fall time
300
40
ns
tR Clock rise time
300
40
ns
tR
Clock/data rise time for SCLK
≤ 100 kHz
1000
ns
Figure 1. Bus Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com