công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

CDCF5801 bảng dữ liệu(PDF) 5 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện CDCF5801
Giải thích chi tiết về linh kiện  CLOCK MULTIPLIER WITH DELAY CONTROL AND PHASE ALIGNMENT
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

CDCF5801 bảng dữ liệu(HTML) 5 Page - Texas Instruments

  CDCF5801 Datasheet HTML 1Page - Texas Instruments CDCF5801 Datasheet HTML 2Page - Texas Instruments CDCF5801 Datasheet HTML 3Page - Texas Instruments CDCF5801 Datasheet HTML 4Page - Texas Instruments CDCF5801 Datasheet HTML 5Page - Texas Instruments CDCF5801 Datasheet HTML 6Page - Texas Instruments CDCF5801 Datasheet HTML 7Page - Texas Instruments CDCF5801 Datasheet HTML 8Page - Texas Instruments CDCF5801 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 17 page
background image
www.ti.com
PLL DIVIDER/MULITPLIER SELECTION
CDCF5801
SCAS698D – SEPTEMBER 2003 – REVISED DECEMBER 2004
Table 1. Input-to-Output Settings
INPUT FRE-
OUTPUT FRE-
PREDIVIDER
POST DIVIDER
INPUT-TO-OUTPUT MULTIPLI-
QUENCY (MHz)
QUENCY (MHz)
NOTE
CATION-RATIO
FROM
TO
FROM
TO
MULT0
MULT1
P0
P1
P2
8
12.5
35
100
280
1
0
1
1
12.5
39
50
156
1
0
1
0
4
25
70
100
280
1
1
1
1
12.5
39
25
78
1
0
0
1
2
25
78
50
156
1
1
0
1
0
Normal operation(1)
50
140
100
280
0
0
1
1
25
78
25
78
1
1
0
1
1
50
156
50
156
0
0
1
0
100
240
100
240
0
1
1
1
CLKOUT high-impedance
X
X
0
0
CLOUOTB high-impedance
CLKOUT = high
X
X
1
0
1
Special mode of operation
CLKOUTB = high
CLKOUT = P2
X
X
1
X
CLKOUTB = P2
(1)
There is some overlapping of the input frequency ranges for multiplication ratios of 1, 2, and 4. For example, an input frequency of 30
MHz for a multiplication ratio of four falls within both the 12.5 to 39-MHz range and the 25 to 70-MHz range. For best device operation in
a case such as this, always select the input frequency range nearer to the top of the table.
Table 2. Power Down Modes
STATE
PWRDNB
STOPB
CLKOUT and CLKOUTB
Power down
0
X
GNDO
Clock stop
1
0
VO, STOP
Normal
1
1
See Table 1
Table 3. Programmable Delay and Phase Alignment
DLYCTR
NOTE
LEADLAG
CLKOUT and CLKOUTB
Advanced by one step:
For every 32 edges, there are one or two
Each rising
step size: 1/768 of the CLKOUT period (1.3 mUI) at P[1:2] = 11
HI
edges for which the phase aligner does not
edge+
1/1536 of the CLKOUT period (0.65 mUI) at P[1:2] = 10
update the phase. Therefore, CLKOUT
1/3072 of the CLKOUT period (0.325 mUI) at P[1:2] = 01
phase is not updated for every 32nd edge.
Delayed by one step:
The frequency of the DLYCTRL pin should
Each rising
step size: 1/768 of the CLKOUT period (1.3 mUI) at P[1:2] = 11
always be equal to or less than the
LO
edge+
1/1536 of the CLKOUT period (0.65 mUI) at P[1:2] = 10
frequency of the LEADLAG pin.
1/3072 of the CLKOUT period (0.325 mUI) at P[1:2] = 01
5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com