TMS320VC5471GHKA datasheet(9/97 Pages) TI

9 / 97 page

Tables

June 2001 – Revised December 2002

SPRS180C

Table

Page

6–20

McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b and CLKXP = 0)

. . . . . . .

6–21

McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b and CLKXP = 0)

. . .

6–22

McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b and CLKXP = 0)

. . . . . . .

6–23

McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b and CLKXP = 0)

. . .

6–24

McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b and CLKXP = 1)

. . . . . . .

6–25

McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b and CLKXP = 1)

. . .

6–26

McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b and CLKXP = 1)

. . . . . . .

6–27

McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b and CLKXP = 1)

. . .

6–28

Synchronous DRAM Timing Requirements

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6–29

Synchronous DRAM Switching Characteristics

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6–30

I2C Bus Device Switching Characteristics of the SDA and SCL Bus Lines

. . . . . . . . . . . . . . . . . . .

6–31

I2C Bus Device Timing Requirements (STOP and START Conditions)

. . . . . . . . . . . . . . . . . . . . . .

6–32

I2C Bus Device Timing Requirements (Repeated START Condition)

. . . . . . . . . . . . . . . . . . . . . . . .

6–33

MII Timing Requirements (Receive)

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6–34

MII Timing Requirements (Transmit)

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6–35

ARM SRAM Switching Characteristics

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6–36

ARM SRAM Timing Requirements (Write)

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6–37

ARM SRAM Timing Requirements (Read)

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6–38

SPI Clock Switching Characteristics

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6–39

SPI Falling Edge Timing Requirements

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6–40

SPI Rising Edge Timing Requirements

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

TMS320VC5471GHKA bảng dữ liệu(PDF) 9 Page - Texas Instruments

TMS320VC5471GHKA bảng dữ liệu(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

bảng dữ liệu tải về

Link URL