MPC862EC datasheet(23/88 Pages) MOTOROLA

23 / 88 page

MOTOROLA

MPC862/857T/857DSL Hardware Speciﬁcations

Bus Signal Timing

B42

CLKOUT rising edge to TS valid (hold

time) (MIN = 0.00 x B1 + 2.00)

2.00

—

2.00

—

2.00

—

2.00

—

B43

AS negation to memory controller

signals negation (MAX = TBD)

—

TBD

—

TBD

—

TBD

—

TBD

1 Phase and frequency jitter performance results are only valid if the input jitter is less than the prescribed value.

2 If the rate of change of the frequency of EXTAL is slow (I.e. it does not jump between the minimum and maximum

values in one cycle) or the frequency of the jitter is fast (I.e., it does not stay at an extreme value for a long time) then

the maximum allowed jitter on EXTAL can be up to 2%.

3 The timings speciﬁed in B4 and B5 are based on full strength clock.

4 The timing for BR output is relevant when the MPC862/857T/857DSL is selected to work with external bus arbiter.

The timing for BG output is relevant when the MPC862/857T/857DSL is selected to work with internal bus arbiter.

5 For part speeds above 50MHz, use 9.80ns for B11a.

6 The timing required for BR input is relevant when the MPC862/857T/857DSL is selected to work with internal bus

arbiter. The timing for BG input is relevant when the MPC862/857T/857DSL is selected to work with external bus

arbiter.

7 For part speeds above 50MHz, use 2ns for B17.

8 The D(0:31) and DP(0:3) input timings B18 and B19 refer to the rising edge of the CLKOUT in which the TA input

signal is asserted.

9 For part speeds above 50MHz, use 2ns for B19.

10 The D(0:31) and DP(0:3) input timings B20 and B21 refer to the falling edge of the CLKOUT. This timing is valid only

for read accesses controlled by chip-selects under control of the UPM in the memory controller, for data beats where

DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)

11 The timing B30 refers to CS when ACS = 00 and to WE(0:3) when CSNT = 0.

12 The signal UPWAIT is considered asynchronous to the CLKOUT and synchronized internally. The timings speciﬁed

in B37 and B38 are speciﬁed to enable the freeze of the UPM output signals as described in Figure 19.

13 The AS signal is considered asynchronous to the CLKOUT. The timing B39 is speciﬁed in order to allow the behavior

speciﬁed in Figure 22.

Table 7. Bus Operation Timings (continued)

Num

Characteristic

33 MHz

40 MHz

50 MHz

66 MHz

Unit

Min

Max

Min

Max

Min

Max

Min

Max

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MPC862EC bảng dữ liệu(PDF) 23 Page - Motorola, Inc

MPC862EC bảng dữ liệu(HTML) 23 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

bảng dữ liệu tải về

Link URL